Electronic Components Datasheet Search
  English  ▼

X  

PM6344 Datasheet(PDF) 28 Page - PMC-Sierra, Inc

Part # PM6344
Description  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 Datasheet(HTML) 28 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 24Page - PMC-Sierra, Inc PM6344 Datasheet HTML 25Page - PMC-Sierra, Inc PM6344 Datasheet HTML 26Page - PMC-Sierra, Inc PM6344 Datasheet HTML 27Page - PMC-Sierra, Inc PM6344 Datasheet HTML 28Page - PMC-Sierra, Inc PM6344 Datasheet HTML 29Page - PMC-Sierra, Inc PM6344 Datasheet HTML 30Page - PMC-Sierra, Inc PM6344 Datasheet HTML 31Page - PMC-Sierra, Inc PM6344 Datasheet HTML 32Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
15
Pin Name
Type
Pin No.
Function
RDLSIG[1]
RDLSIG[2]
RDLSIG[3]
RDLSIG[4]/
Output
125
126
127
128
Receive Data Link Signal (RDLSIG[4:1]). The
RDLSIG[4:1] signals are available on these outputs
when the associated internal HDLC receiver (RFDL) is
disabled from use, or, optionally, when fractional E1 is
extracted. RDLSIG contains the data link stream
extracted from the selected data link bits. The EQUAD
may be configured to utilize timeslot 16 as a data link or
utilize any combination of the national bits as a data link.
Each RDLSIG[x] is updated on the falling edge of the
associated RDLCLK[x].
RDLINT[1]
RDLINT[2]
RDLINT[3]
RDLINT[4]
Receive Data Link Interrupt (RDLINT[4:1]). The
RDLINT[4:1] signals are available on these outputs
when the associated RFDL is enabled. Each RDLINT[x]
goes high when an event occurs which changes the
status of the associated HDLC receiver.
RDLCLK[1]
RDLCLK[2]
RDLCLK[3]
RDLCLK[4]/
Output
119
120
123
124
Receive Data Link Clock (RDLCLK[4:1]). The
RDLCLK[4:1] signals are available on these outputs
when the associated internal HDLC receiver (RFDL) is
disabled from use, or, optionally, when fractional E1 is
extracted. The rising edge of RDLCLK[x] can be used
to sample the data-link data or the fractional E1 data on
the associated RDLSIG[x] when the internal HDLC
receiver is disabled or when fractional E1 is enabled
respectively.
RDLEOM[1]
RDLEOM[2]
RDLEOM[3]
RDLEOM[4]
Receive Data Link End of Message (RDLEOM[4:1]).
The RDLEOM[4:1] signals are available on these
outputs when the associated RFDL is enabled. Each
RDLEOM[x] goes high when the last byte of a received
sequence is read from the associated RFDL FIFO
buffer, or when the FIFO buffer is overrun.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com