Electronic Components Datasheet Search
  English  ▼

X  

PM6344 Datasheet(PDF) 78 Page - PMC-Sierra, Inc

Part # PM6344
Description  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 Datasheet(HTML) 78 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 74Page - PMC-Sierra, Inc PM6344 Datasheet HTML 75Page - PMC-Sierra, Inc PM6344 Datasheet HTML 76Page - PMC-Sierra, Inc PM6344 Datasheet HTML 77Page - PMC-Sierra, Inc PM6344 Datasheet HTML 78Page - PMC-Sierra, Inc PM6344 Datasheet HTML 79Page - PMC-Sierra, Inc PM6344 Datasheet HTML 80Page - PMC-Sierra, Inc PM6344 Datasheet HTML 81Page - PMC-Sierra, Inc PM6344 Datasheet HTML 82Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
65
Register 004H, 084H, 104H, 184H: Transmit Interface Configuration
Bit
Type
Function
Default
Bit 7
R/W
FIFOBYP
0
Bit 6
R/W
TAISEN
0
Bit 5
R/W
TDNINV
0
Bit 4
R/W
TDPINV
0
Bit 3
R/W
TUNI
0
Bit 2
R/W
FIFOFULL
0
Bit 1
R/W
TRISE
0
Bit 0
R/W
TRZ
0
This register enables the Transmit Interface to generate the required digital
output waveform format.
FIFOBYP:
The FIFOBYP bit enables the transmit bipolar input signals to DJAT to be
bypassed around the FIFO to the bipolar outputs. When jitter attenuation is
not being used the DJAT FIFO can be bypassed to reduce the delay through
the transmitter section by typically 24 bits. When FIFOBYP is set to logic 1,
the bipolar inputs to DJAT are routed around the FIFO and directly to the
bipolar outputs. When FIFOBYP is set to logic 0, the bipolar transmit data
passes through the DJAT FIFO.
Note that when FIFOBYP is set to a logic 1, the OCLKSEL1 bit in the
Transmit Timing Options register must also be set to logic 1.
TAISEN:
The TAISEN bit enables the interface to generate an unframed all-ones AIS
alarm on the TDP/TDD[x] and TDN[x] multifunction pins. When TAISEN is set
to logic 1 and TUNI is set to logic 0, the bipolar TDP[x] and TDN[x] outputs
are forced to pulse alternately, creating an all-ones signal; when TAISEN and
TUNI are both set to logic 1, the unipolar TDD[x] output is forced to all-ones.
When TAISEN is set to logic 0, the TDP/TDD[x] and TDN[x] multifunction
outputs operate normally. The transition to transmitting AIS on the TDP[x] and
TDN[x] outputs is done in such a way as to not introduce any bipolar
violations.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com