Electronic Components Datasheet Search
  English  ▼

X  

PM6344 Datasheet(PDF) 81 Page - PMC-Sierra, Inc

Part # PM6344
Description  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 Datasheet(HTML) 81 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 77Page - PMC-Sierra, Inc PM6344 Datasheet HTML 78Page - PMC-Sierra, Inc PM6344 Datasheet HTML 79Page - PMC-Sierra, Inc PM6344 Datasheet HTML 80Page - PMC-Sierra, Inc PM6344 Datasheet HTML 81Page - PMC-Sierra, Inc PM6344 Datasheet HTML 82Page - PMC-Sierra, Inc PM6344 Datasheet HTML 83Page - PMC-Sierra, Inc PM6344 Datasheet HTML 84Page - PMC-Sierra, Inc PM6344 Datasheet HTML 85Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
68
Register 005H, 085H, 105H, 185H: Transmit Backplane Options
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
R/W
BTFPREF
0
Bit 4
Unused
X
Bit 3
R/W
BTXCLK
0
Bit 2
Unused
X
Bit 1
R/W
BTX2RAIL
0
Bit 0
R/W
BTXMFP
0
This register allows software to configure the Transmit backplane interface
format.
BTFPREF:
The BTFPREF bit selects the source of the input frame pulse. When
BTFPREF is set to logic 1, BTFP[1] is used as the input transmit frame pulse
for the associated interface. If BTFPREF is set to logic 0, BTFP[4:1] are used
as the input transmit frame pulses for the associated interface. Note that
when BTFPREF is set to a logic 1, the corresponding BTCLK[x] must be
phase aligned to BTCLK[1] to ensure proper sampling of BTFP[1].
The BTFPREF bit in register 005H has no effect if MENB is a logic 0. In this
case, MTFP is used to generate internal frame pulses for each quadrant.
BTXCLK:
The BTXCLK bit selects the source of the TRAN transmit clock input signal.
When BTXCLK is set to logic 1, the TRAN transmit clock is driven with the
2.048MHz recovered PCM output clock (RCLKO[x]) from the receiver
section. When BTXCLK is set to logic 0, the TRAN transmit clock is driven
with the 2.048MHz backplane transmit clock (BTCLK[x]).
BTX2RAIL:
The BTX2RAIL bit selects whether the backplane transmit data signal
presented to the transmitter on the multifunction inputs BTPCM/BTDP[x] and
BTSIG/BTDN[x] are in either dual-rail or single-rail format. When BTX2RAIL
is set to logic 1, the multifunction pins become the BTDP[x] and BTDN[x]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com