| Electronic Components Datasheet Search |
|
PM6344 Datasheet(PDF) 92 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM6344 Datasheet(HTML) 92 Page - PMC-Sierra, Inc |
|
92 / 256 page ![]() STANDARD PRODUCT PMC-Sierra, Inc. PM6344 EQUAD PMC-951013 ISSUE 5 QUADRUPLE E1 FRAMER 79 that is logic 1. Any combination enable bits is allowed resulting in a data rate between 4 kbit/s and 20 kbit/s. If all RXSAxEN (where x is the values 4 to 8 inclusive) bits are set to logic 0, Timeslot 16 is extracted and treated as a data link. If RXDMASIG is set to logic 0, Timeslot16 is made available on the RDLSIG[x] output and RDLCLK[x] is an associated 64 kHz clock. If RXDMASIG is logic 1, the data link is terminated by the HDLC receiver and the RDLINT/RDLSIG[x] and RDLEOM/RDLCLK[x] pins operate as a data link interrupt (RDLINT[x]) and a end-of-message (RDLEOM[x]) indication. Note that the RFRACE1 bit will force fractional E1 channel outputs on RDLINT/RDLSIG[x] and RDLEOM/RDLCLK[x] if it is set to logic 1 as it has the highest priority over the control of these outputs. Upon reset of the EQUAD, all bits are logic 0 except RXSA4EN. By default, a 4 kbit/s data link is extracted from Sa4 and presented on the RDLSIG output. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |