LPC18S50 datasheet(22/151 Pages) NXP

22 / 151 page

LPC18S50_S30_S10

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 23 February 2015

22 of 151

NXP Semiconductors

LPC18S50/S30/S10

32-bit ARM Cortex-M3 microcontroller

P4_3

[5]

N; PU I/O

GPIO2[3] — General purpose digital input/output pin.

CTOUT_3 — SCTimer/PWM output 3. Match output 3 of

timer 0.

LCD_VD2 — LCD data.

R — Function reserved.

LCD_VD21 — LCD data.

I/O

U3_BAUD — Baud pin for USART3.

R — Function reserved.

ADC0_0 — ADC0 and ADC1, input channel shared with DAC

output. Configure the pin as GPIO input and use the ADC

function select register in the SCU to select the ADC.

P4_4

[5]

N; PU I/O

GPIO2[4] — General purpose digital input/output pin.

CTOUT_2 — SCTimer/PWM output 2. Match output 2 of

timer 0.

LCD_VD1 — LCD data.

R — Function reserved.

LCD_VD20 — LCD data.

I/O

U3_DIR — RS-485/EIA-485 output enable/direction control for

USART3.

R — Function reserved.

AO DAC — DAC output. Shared between 10-bit ADC0/1 and

DAC. Configure the pin as GPIO input and use the analog

function select register in the SCU to select the DAC.

P4_5

[2]

N; PU I/O

GPIO2[5] — General purpose digital input/output pin.

CTOUT_5 — SCTimer/PWM output 5. Match output 3 of

timer 3.

LCD_FP — Frame pulse (STN). Vertical synchronization pulse

(TFT).

R — Function reserved.

Table 3.

Pin description …continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol

Description

LPC18S50 Datasheet(PDF) 22 Page - NXP Semiconductors

LPC18S50 Datasheet(HTML) 22 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL