LPC18S50 datasheet(27/151 Pages) NXP

27 / 151 page

LPC18S50_S30_S10

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 23 February 2015

27 of 151

NXP Semiconductors

LPC18S50/S30/S10

32-bit ARM Cortex-M3 microcontroller

P6_3

P15

N13

[2]

N; PU I/O

GPIO3[2] — General purpose digital input/output pin.

USB0_PPWR — VBUS drive signal (towards external charge

pump or power management unit); indicates that the VBUS

signal must be driven (active HIGH).

Add a pull-down resistor to disable the power switch at reset.

This signal has opposite polarity compared to the USB_PPWR

used on other NXP LPC parts.

R — Function reserved.

EMC_CS1 — LOW active Chip Select 1 signal.

R — Function reserved.

T2_CAP2 — Capture input 2 of timer 2.

R — Function reserved.

P6_4

R16

M14

[2]

N; PU I/O

GPIO3[3] — General purpose digital input/output pin.

CTIN_6 — SCTimer/PWM input 6. Capture input 1 of timer 3.

U0_TXD — Transmitter output for USART0.

EMC_CAS — LOW active SDRAM Column Address Strobe.

R — Function reserved.

P6_5

P16

L14

[2]

N; PU I/O

GPIO3[4] — General purpose digital input/output pin.

CTOUT_6 — SCTimer/PWM output 6. Match output 2 of timer

U0_RXD — Receiver input for USART0.

EMC_RAS — LOW active SDRAM Row Address Strobe.

R — Function reserved.

Table 3.

Pin description …continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol

Description

LPC18S50 Datasheet(PDF) 27 Page - NXP Semiconductors

LPC18S50 Datasheet(HTML) 27 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL