LINR2 datasheet(101/108 Pages) FUJITSU

101 / 108 page

MB96320 Series

FME-MB96320 rev 7

101

2. Frequency dependency of power supply currents in PLL Run mode

The following diagrams show the current consumption of samples with typical wafer process parameters in PLL

Run mode at different frequencies and Flash timing settings.

Measurement conditions:

•VCC = AVCC = 5.0V

•

Ta = 25˚C

•fCLKS1 = fCLKB or fCLKS1 = 2*fCLKB as described in diagram

•fCLKS2 = fCLKS1

•fCLKP1 = fCLKB

•fCLKP2 = fCLKB/2

•

Core voltage at 1.8V (VRCR:HPM[1:0] = 10B) or 1.9V (VRCR:HPM[1:0] = 11B) as described in diagram

•

Main clock = 4MHz external clock

•

Flash memory timing settings:

• MTCRA=2128H/2208H (0 Flash wait states, fCLKS1 = 2*fCLKB)

• MTCRA=0239H/2129H (1 Flash wait state, fCLKS1 = fCLKB)

• MTCRA=4C09H/6B09H (1 Flash wait state, fCLKS1 = 2*fCLKB)

• MTCRA=233AH (2 Flash wait states, fCLKS1 = fCLKB)

•

Average Flash access rate (number of read accesses to the Flash per CLKB clock cycle, no buffer hit):

• 0 Flash wait states: 0.5

• 1 Flash wait states: 0.33

• 2 Flash wait states: 0.25

MB96F326 PLL Run mode currents

1216

202428

3236

404448

5256

CLKB/CLKP1 (MHz)

1 Flash wait state

(CLKS1=2*CLKB, 1.9V)

1 Flash wait state

(CLKS1=2*CLKB, 1.8V)

0 Flash wait states

(CLKS1=2*CLKB, 1.8V)

1 Flash wait state

(CLKS1=CLKB, 1.8V)

2 Flash wait states

(CLKS1=CLKB, 1.8V)

2 Flash wait states

(CLKS1=CLKB, 1.9V)

: Specified in "DC characteristics"

LINR2 Datasheet(PDF) 101 Page - fujitsu semiconductor

LINR2 Datasheet(HTML) 101 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL