LINR2 datasheet(105/108 Pages) FUJITSU

105 / 108 page

MB96320 Series

FME-MB96320 rev 7

105

2009-01-09

• Format adjusted to ofﬁcial Fujitsu Microelectronics datasheet standard

(mainly style changes and ofﬁcial notes and disclaimer added)

• Numbering of Electrical Characteristics subchapters automated

• Devices added (MB96F326A)

• I/O map: Added node about reserved registers

• Serial programming interface: Note about handshaking pins improved

• speciﬁed AD converter channel offset to 4LSB

• package code of MB96V300 corrected in ordering information

• Added voltage condition to pull-up resistance spec

• Ordering information: column “Flash/ROM” added, column “Remarks” re-

moved

• Ofﬁcial package dimension drawing with additional notes added

• Empty pages removed

• Handling devices: Notes added about Serial communication and about

using ceramic resonators.

• Feature list and AC Characteristics: 16MHz maximum frequency is valid

for crystal oscillators. For resonators, maximum frequency depends on Q-

factor

• AC characteristics: PLL phase skew spec added, CLKVCO min=64MHz

• VOL3 spec improved: spec valid for 3mA load for full Vcc range

• C-Pin cap spec updated: 4.7

µF-10µF capacitor with tolerance permitted

• “Preliminary” watermark removed

2010-06-22

• AD converter IAIN spec improved: 1uA valid up to 105deg, 1.2uA above

105deg. Changed Unit of Vot anf Vfst from LSB to V.

• Note added that PLL phase jitter spec does not include jitter coming from

Main clock

• Removed PHDR register from IO map

• Note added in DC characteristics how to select driving strength of ports

• I2C AC spec updated: tof, Cb and tSP spec added, wrong footnotes and

Condition removed

• I/O Circuit type: Note added for type “N” (slew rate control according to

I2C spec)

• Updated Power Supply current spec in Run/Sleep/Timer/Stop modes (new

spec items in PLL Run/Sleep mode, small adjustment of most other values)

• Example characteristics updated, new ﬁgures added showing dependency

of PLL Run mode current on frequency

• Package dimension: Added the following sentence under the ﬁgure:

“Please conﬁrm the latest Package dimension by following URL.

http://edevice.fujitsu.com/package/en-search/”

• AD converter: Impact of input pin capacitance and external capacitance

added to formula for calculation of the sampling time

• Added speciﬁcation of RC clock stabilization time

• Feature description I2C: ‘8-bit addressing’ corrected to ‘7-bit addressing’

• Feature description PPG: ‘Reload timer overﬂow as clock input’ corrected

to ‘Reload timer underﬂow as clock input’

• Company name updated on the cover page: Fujitsu Microelectronics Lim-

ited -> Fujitsu Semiconductor Limited

Revision

Date

Modiﬁcation

LINR2 Datasheet(PDF) 105 Page - fujitsu semiconductor

LINR2 Datasheet(HTML) 105 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL