Electronic Components Datasheet Search
  English  ▼

X  

LPC47M182 Datasheet(PDF) 34 Page - SMSC Corporation

Part # LPC47M182
Description  ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M182 Datasheet(HTML) 34 Page - SMSC Corporation

Back Button LPC47M182 Datasheet HTML 30Page - SMSC Corporation LPC47M182 Datasheet HTML 31Page - SMSC Corporation LPC47M182 Datasheet HTML 32Page - SMSC Corporation LPC47M182 Datasheet HTML 33Page - SMSC Corporation LPC47M182 Datasheet HTML 34Page - SMSC Corporation LPC47M182 Datasheet HTML 35Page - SMSC Corporation LPC47M182 Datasheet HTML 36Page - SMSC Corporation LPC47M182 Datasheet HTML 37Page - SMSC Corporation LPC47M182 Datasheet HTML 38Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 223 page
background image
Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05)
34
SMSC LPC47M182
DATASHEET
6.2
Host Processor Interface (LPC)
The host processor communicates with the LPC47M182 through a series of read/write registers via the
LPC interface. The port addresses for these registers are shown in Table 6.1. Register access is
accomplished through I/O cycles or DMA transfers. All registers are 8 bits wide.
6.3
LPC Interface
The following sub-sections specify the implementation of the LPC bus.
6.3.1
LPC Interface Signal Definition
The signals required for the LPC bus interface are described in the table below. LPC bus signals use PCI
33MHz electrical signal characteristics.
SIGNAL
NAME
TYPE
DESCRIPTION
LAD[3:0]
I/O
LPC address/data bus. Multiplexed command, address and data bus.
nLFRAME
Input
Frame signal. Indicates start of new cycle and termination of broken cycle
nPCI_RESET
Input
PCI Reset. Used as LPC Interface Reset.
nLDRQ
Output
Encoded DMA/Bus Master request for the LPC interface.
nIO_PME
OD
Power Mgt Event signal. Allows the LPC47M182 to request wakeup.
nLPCPD
Input
Powerdown Signal. Indicates that the LPC47M182 should prepare for power to be shut
on the LPC interface.
SER_IRQ
I/O
Serial IRQ.
PCI_CLK
Input
PCI Clock.
Note: The CLKRUN# signal is not implemented in this part.
6.3.2
LPC Cycles
The following cycle types are supported by the LPC protocol.
CYCLE TYPE
TRANSFER SIZE
I/O Write
1 Byte
I/O Read
1 Byte
DMA Write
1 Byte
DMA Read
1 Byte
LPC47M182 ignores cycles that it does not support.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com