| Electronic Components Datasheet Search |
|
LPC47M182 Datasheet(PDF) 43 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LPC47M182 Datasheet(HTML) 43 Page - SMSC Corporation |
|
43 / 223 page ![]() Advanced I/O Controller with Motherboard GLUE Logic Datasheet SMSC LPC47M182 43 Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05) DATASHEET A logic “0” written to this bit resets the Floppy disk controller. This reset will remain active until a logic “1” is written to this bit. This software reset does not affect the DSR and CCR registers, nor does it affect the other bits of the DOR register. The minimum reset duration required is 100ns, therefore toggling this bit by consecutive writes to this register is a valid method of issuing a software reset. BIT 3 DMAEN PC/AT and Model 30 Mode: Writing this bit to logic “1” will enable the DMA and interrupt functions. This bit being a logic “0” will disable the DMA and interrupt functions. This bit is a logic “0” after a reset and in these modes. PS/2 Mode: In this mode the DMA and interrupt functions are always enabled. During a reset, this bit will be cleared to a logic “0”. BIT 4 MOTOR ENABLE 0 This bit controls the MTR0 disk interface output. A logic “1” in this bit will cause the output pin to go active. BIT 5 MOTOR ENABLE 1 This bit controls the MTR1 disk interface output. A logic “1” in this bit will cause the output pin to go active. DRIVE DOR VALUE 0 1CH 1 2DH Table 6.3 - Internal 2 Drive Decode – Normal DIGITAL OUTPUT REGISTER DRIVE SELECT OUTPUTS (ACTIVE LOW) MOTOR ON OUTPUTS (ACTIVE LOW) Bit 5 Bit 4 Bit1 Bit 0 nDS1 nDS0 nMTR1 nMTR0 X 1 0 0 1 0 nBIT 5 nBIT 4 1 X 0 1 0 1 nBIT 5 nBIT 4 0 0 X X 1 1 nBIT 5 nBIT 4 Table 6.4 - Internal 2 Drive Decode – Drives 0 and 1 Swapped DIGITAL OUTPUT REGISTER DRIVE SELECT OUTPUTS (ACTIVE LOW) MOTOR ON OUTPUTS (ACTIVE LOW) Bit 5 Bit 4 Bit1 Bit 0 nDS1 nDS0 nMTR1 nMTR0 X 1 0 0 0 1 nBIT 4 nBIT 5 1 X 0 1 1 0 nBIT 4 nBIT 5 0 0 X X 1 1 nBIT 4 nBIT 5 BIT 6 MOTOR ENABLE 2 The MTR2 disk interface output is not supported in the LPC47M182. BIT 7 MOTOR ENABLE 3 The MTR3 disk interface output is not supported in the LPC47M182. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |