Electronic Components Datasheet Search
  English  ▼

X  

MFC2000 Datasheet(PDF) 52 Page - List of Unclassifed Manufacturers

Part # MFC2000
Description  Multifunctional Peripheral Controller 2000
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

MFC2000 Datasheet(HTML) 52 Page - List of Unclassifed Manufacturers

Back Button MFC2000 Datasheet HTML 48Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 49Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 50Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 51Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 52Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 53Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 54Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 55Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 56Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 426 page
background image
MFC2000 Multifunctional Peripheral Controller 2000
Hardware Description
4-22
Conexant
100723A
4.2.2
Register Description
Name/Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
Cache Control
Register
$01FF8800
N/A
Flush Cache
Global Lock
Lock Mode
Test Mode
Cache Enable
N/A
N/A
Rst Value
00h
This register resides in the SIU block. The SIU, upon detecting the set condition for a given bit(s) in this register,
asserts the corresponding control signal(s) to the Cache controller.
Bit 7
Reserved
Bit 6
Flush Cache
Read/writable bit. Writing a 1 to this bit flushes all Valid bits, LRU bits,
and Lock bits in the Cache Tag to zero. It requires 128 cycles to flush
the entire Tag memory area. This bit will be automatically reset upon
completion of the flush operation. Flush does not reset Global Lock or
Cache Enable condition if present.
Bit 5
Global Lock
Read Writable bit. Writing a 1 to this bit locks the entire Cache
memory; a 0 unlocks the Cache. This bit provides a quick way to lock
the entire cache memory.
Bit 4
Lock Mode
Read/writable bit. Writing a 1 to this bit and a 0 to the Cache Enable
bit places the Cache in the Lock Mode. The Cache stays in Lock Mode
until a 0 is written to this bit.
Bit 3
Test Mode
Read/writable bit. Writing a 1 to this bit and a 0 to the Cache Enable
bit sets the Cache into test mode. In test mode, the Cache RAMs and
Tags can be accessed in the same manner as regular memory.
Certain Tag bits are readable only. The Cache stays in Test Mode
until a 0 is written to this bit.
Bit 2
Cache Enable
Read/writable bit. Writing a 1 enables the Cache and the Cache stays
enabled until a 0 is written or a reset is received. Power-up resets to 0
and disables the Cache.
Bit 1
Reserved
Bit 0
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com