| Electronic Components Datasheet Search |
|
MFC2000 Datasheet(PDF) 79 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
MFC2000 Datasheet(HTML) 79 Page - List of Unclassifed Manufacturers |
|
79 / 426 page ![]() Hardware Description MFC 2000 Multifunctional Peripheral Controller 2000 100723A Conexant 4-49 4.4.2 Register Description 4.4.2.1 IRQ/FIQ Event1 Register Address: Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Default: IRQFIQEvent1 0x01FF8021 IRQ15 irqsopif Event Status IRQ14 irqt4 Event Status IRQ13 irqext2 Event Status IRQ12 irqpio Event Status IRQ11 irqext1 Event Status IRQ10 irqtimer1 Event Status IRQ9 irqvsc Event Status IRQ8 irqdma10 Event Status Rst Value 00h Read Value 00h Address: Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default: IRQFIQEvent1 0x01FF8020 IRQ7 irqbrc Event Status IRQ6 irqdma2 Event Status IRQ5 irqsasif Event Status IRQ4 irqvpstep Event Status IRQ3 irqsstep Event Status IRQ2 irqprt Event Status IRQ1 irqcbs Event Status IRQ0 MIRQ Event Status Rst Value 00h Read Value 00h Bit 15 Internal interrupt from SOPIF block. Read only. Bit 14 Internal interrupt from T4/T6 block. Read only. Bit 13 External interrupt 2. Programmable. Read only. Bit 12 Internal PIO interrupt from PIO block. Read only. Bit 11 External interrupt 1. Programmable. Read only. Bit 10 Internal timer 1 interrupt up to 50 ms. Read only. Bit 9 Internal video scan controller interrupt from VSC IF block. Read only. Bit 8 Internal DMA channel 10 interrupt from DMA controller block. Read only. Bit 7 Internal bi-level resolution conversion interrupt from BLRC block. Read only. Bit 6 Internal DMA channel 2 interrupt from DMA controller block. Read only. Bit 5 Internal SASIF interrupt from SASIF block. Read only. Bit 4 Internal vertical print step interrupt from motor control block. Read only. Bit 3 Internal scan step interrupt from motor control block. Read only. Bit 2 External print subsystem interrupt. Programmable. Read only. Bit 1 Internal Countach bus system interrupt from Countach Bus System. Read only. Bit 0 External modem interrupt (active low) or the internal P80 core interrupt. Read only. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |