| Electronic Components Datasheet Search |
|
MFC2000 Datasheet(PDF) 75 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
MFC2000 Datasheet(HTML) 75 Page - List of Unclassifed Manufacturers |
|
75 / 426 page ![]() Hardware Description MFC 2000 Multifunctional Peripheral Controller 2000 100723A Conexant 4-45 Table 4-8. Read/Write with Wait States Timing Parameters Parameter Symbol Min. Max. Units Address delay time t AD 5 20 ns Chip select delay time t CSD - 20 ns Read delay time for the normal case and delay-on) t RD 5 18 ns Write delay time (the normal case, delay-on, and early-off) t WD 5 12 ns CS[4:3] delay time (gated with read or write strobe) t CGD - 18 ns Data input setup time t DIS 8 - ns Data input hold time t DIH 0 - ns Data output delay time t DOD - 21 ns Data output hold time t DOH 5 21 ns Read delay time (for zero wait state) t R0D 5 11 ns Write delay time (for zero wait state) t W0D 5 11 ns CS[4:3] delay time (gated with read or write strobe for zero wait state) t CG0D - 20 ns Data input setup time (for zero wait state) t DI0S 8 - ns Data input hold time (for zero wait state) t DI0H 0 - ns Data output delay time (for zero wait state) t DO0D - 21 ns Data output hold time (for zero wait state) t DO0H - 21 ns 2-way interleave address delay time t IAD - 11 ns ALE address setup time t AAD 10 ns ALE address hold time t AAH 2 ns ALE delay time t Iald - 10 ns Address setup time (read and write) t IAS 3 - ns Address hold time (read and write) t IAH 2 - ns Data hold time (write) t IDH 2 - ns Note: SIUCLK is the internal system interface clock. These values are for SIUCLK = 30 MHz. When S=0 in the 2-way interleave read operation, tIAD parameter is still same. 4.3.4 Firmware Operation Caution Only word or half-word accesses that happen on their respective boundaries are valid. If the access is to a non-boundary address, the SIU ignores the last 2 LSBs (word access) or 1 LSB (half word access) and reset the address to the appropriate boundaries. For 16-bit register, writing a byte to the even address (register address) will update the lower 8-bits of the register. Writing a byte to the odd address (register address + 1) will update the upper 8 bits of the register. BS[1:0] indicate which byte is written. Writing a halfword to either the even or odd address will update all 16-bits. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |