Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

GS3470 Datasheet(PDF) 30 Page - Semtech Corporation

Part # GS3470
Description  3G, HD, SD SDI Receiver
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS3470 Datasheet(HTML) 30 Page - Semtech Corporation

Back Button GS3470 Datasheet HTML 26Page - Semtech Corporation GS3470 Datasheet HTML 27Page - Semtech Corporation GS3470 Datasheet HTML 28Page - Semtech Corporation GS3470 Datasheet HTML 29Page - Semtech Corporation GS3470 Datasheet HTML 30Page - Semtech Corporation GS3470 Datasheet HTML 31Page - Semtech Corporation GS3470 Datasheet HTML 32Page - Semtech Corporation GS3470 Datasheet HTML 33Page - Semtech Corporation GS3470 Datasheet HTML 34Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 169 page
background image
GS3470
Final Data Sheet
Rev.8
PDS-060500
September 2017
30 of 169
Semtech
www.semtech.com
4.9.5.1 Delay Line
The GS3470 has the ability to shift the Setup/Hold window on the receive interface, by
using an on-chip delay line to shift the phase of PCLK with respect to the data bus. The
timing of the PCLK output, relative to the data, can be adjusted through the host
interface registers. Each data rate has its own 5-bit delay line offset setting as well as a
PCLK invert option.
The delay adjustment range is defined in Table 4-6. The PCLK output can be delayed by
up to 0.5UI using the rate dependent PCLK_DELAY_XX parameters and it can be
advanced by 0.5UI by using the PCLK_INVERT_XX parameters.
HIGH
LOW
LOW
LOW
LOW
LOW
20-bit data output
74.25 or
74.25/1.001MHz
HIGH
HIGH
X
HIGH
LOW
LOW
20-bit SD format
13.5MHz
HIGH
HIGH
X
LOW
LOW
LOW
20-bit data output
13.5MHz
LOW
LOW
HIGH
HIGH
LOW
X
10-bit multiplexed 3G
DDR format
148.5 or
148.5/1.001MHz
LOWLOW
HIGH
LOWLOW
X
10-bit data output
DDR format
148.5 or
148.5/1.001MHz
LOW
LOW
LOW
HIGH
LOW
LOW
10-bit multiplexed HD
format
148.5 or
148.5/1.001MHz
LOW
LOW
LOW
LOW
LOW
LOW
10-bit data output
148.5 or
148.5/1.001MHz
LOW
LOW
LOW
HIGH
LOW
HIGH
10-bit multiplexed HD
DDR format
74.25 or
74.25/1.001MHz
LOW
LOW
LOW
LOW
LOW
HIGH
10-bit data DDR
format
74.25 or
74.25/1.001MHz
LOW
HIGH
X
HIGH
LOW
LOW
10-bit multiplexed SD
format
27MHz
LOW
HIGH
X
LOW
LOW
LOW
10-bit data output
27MHz
LOW
HIGH
X
LOW
HIGH
LOW
10-bit ASI output
27MHz
LOW
HIGH
X
HIGH
LOW
HIGH
10-bit multiplexed SD
DDR format
13.5MHz
LOW
HIGH
X
LOW
LOW
HIGH
10-bit data output
DDR format
13.5MHz
LOW
HIGH
X
LOW
HIGH
HIGH
10-bit ASI output DDR
format
13.5MHz
Table 4-5: GS3470 Output Data Formats (Continued)
Pin/CSR Bit Settings
Output Data
Format
PCLK Rate
20BIT/
10BIT
SD/HD
3G/HD
SMPTE_
BYPASS
DVB-ASI
SD_HD_
DDR_SEL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com