Electronic Components Datasheet Search
  English  ▼

X  

GS3470 Datasheet(PDF) 27 Page - Semtech Corporation

Part # GS3470
Description  3G, HD, SD SDI Receiver
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS3470 Datasheet(HTML) 27 Page - Semtech Corporation

Back Button GS3470 Datasheet HTML 23Page - Semtech Corporation GS3470 Datasheet HTML 24Page - Semtech Corporation GS3470 Datasheet HTML 25Page - Semtech Corporation GS3470 Datasheet HTML 26Page - Semtech Corporation GS3470 Datasheet HTML 27Page - Semtech Corporation GS3470 Datasheet HTML 28Page - Semtech Corporation GS3470 Datasheet HTML 29Page - Semtech Corporation GS3470 Datasheet HTML 30Page - Semtech Corporation GS3470 Datasheet HTML 31Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 169 page
background image
GS3470
Final Data Sheet
Rev.8
PDS-060500
September 2017
27 of 169
Semtech
www.semtech.com
4.6 Serial Digital Retimer
The retimer operates at three frequencies: 2.97Gb/s, 1.485Gb/s, and 270Mb/s.
Note: The SD/HD bit takes precedence over the 3G/HD bit, so if the SD/HD bit is HIGH,
the 3G/HD bit is ignored.
The retimer can automatically determine the supported rate based on the input signal,
or the rate can be set manually. For more detail on these modes, please refer to
Section 4.3.1.
4.7 External Crystal/Reference Clock
The GS3470 requires an external 27MHz reference clock for correct operation. This
reference clock is generated by connecting a crystal to the XTAL and XTAL pins of the
device. Refer to Typical Application Circuit.
A crystal with a maximum frequency variation of ±100ppm and a maximum equivalent
resistance of 50Ω should be selected.The external crystal is used in the frequency
acquisition process. It has no impact on the output jitter performance of the device
when the device is locked to incoming data.
Alternately, a 27MHz external clock source can be connected to the XTAL pin of the
device. It is recommended to DC-couple the reference clock input and to ensure the
reference clock does not exceed 1.2V.
4.8 Lock Detect
The LOCKED output signal is set HIGH by the Lock Detect block under the following
conditions:
Table 4-3: Serial Digital Output
SERIAL_LOOPBACK_EN
RC_BYP
DDO/DDO
0X
Disabled
1
0
Re-timed
1
1
Buffered (not Re-timed)
Table 4-4: Lock Detect Conditions
Mode of Operation
Mode Setting
Condition for Locked
SMPTE Mode
SMPTE_BYPASS = HIGH
DVB_ASI = LOW
Retimer PLL is locked to valid
SMPTE video.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com