Electronic Components Datasheet Search
  English  ▼

X  

C161 Datasheet(PDF) 213 Page - Infineon Technologies AG

Part # C161
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161 Datasheet(HTML) 213 Page - Infineon Technologies AG

Back Button C161 Datasheet HTML 209Page - Infineon Technologies AG C161 Datasheet HTML 210Page - Infineon Technologies AG C161 Datasheet HTML 211Page - Infineon Technologies AG C161 Datasheet HTML 212Page - Infineon Technologies AG C161 Datasheet HTML 213Page - Infineon Technologies AG C161 Datasheet HTML 214Page - Infineon Technologies AG C161 Datasheet HTML 215Page - Infineon Technologies AG C161 Datasheet HTML 216Page - Infineon Technologies AG C161 Datasheet HTML 217Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 213 / 400 page
background image
&3,
7KH*HQHUDO 3XUSRVH 7LPHU8QLWV
User’s Manual
10-21
1999-08
Auxiliary Timer in Capture Mode
Capture mode for the auxiliary timers T2 and T4 is selected by setting bit field TxM in the
respective register TxCON to ‘101
B’. In capture mode the contents of the core timer are
latched into an auxiliary timer register in response to a signal transition at the respective
auxiliary timer's external input pin TxIN. The capture trigger signal can be a positive, a
negative, or both a positive and a negative transition.
The two least significant bits of bit field TxI are used to select the active transition (see
table in the counter mode section), while the most significant bit TxI.2 is irrelevant for
capture mode. It is recommended to keep this bit cleared (TxI.2 = ‘0’).
Note: When programmed for capture mode, the respective auxiliary timer (T2 or T4)
stops independent of its run flag T2R or T4R.
Figure 10-14 GPT1 Auxiliary Timer in Capture Mode
Upon a trigger (selected transition) at the corresponding input pin TxIN the contents of
the core timer are loaded into the auxiliary timer register and the associated interrupt
request flag TxIR will be set.
Note: The direction control bits for T2IN and T4IN must be set to ’0’, and the level of the
capture trigger signal should be held high or low for at least 8
f
CPU cycles before it
changes to ensure correct edge detection.
Capture Register Tx
Core Timer T3
Up/Down
Edge
Select
T3OTL
Interrupt
Request
T3OE
T3OUT
TxIN
Input
Clock
Interrupt
Request
MCB02038
TxI
x=2,4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com