| Electronic Components Datasheet Search |
|
C161 Datasheet(PDF) 214 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
C161 Datasheet(HTML) 214 Page - Infineon Technologies AG |
|
214 / 400 page ![]() &3, 7KH*HQHUDO 3XUSRVH 7LPHU8QLWV User’s Manual 10-22 1999-08 10.1.3 Interrupt Control for GPT1 Timers When a timer overflows from FFFF H to 0000H (when counting up), or when it underflows from 0000 H to FFFFH (when counting down), its interrupt request flag (T2IR, T3IR or T4IR) in register TxIC will be set. This will cause an interrupt to the respective timer interrupt vector (T2INT, T3INT or T4INT) or trigger a PEC service, if the respective interrupt enable bit (T2IE, T3IE or T4IE in register TxIC) is set. There is an interrupt control register for each of the three timers. Note: Please refer to the general Interrupt Control Register description for an explanation of the control fields. T2IC Timer 2 Intr. Ctrl. Reg. SFR (FF60 H/B0H) Reset value: - - 00 H 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - T2IR T2IE ILVL GLVL - - - - - - - - rwh rw rw rw T3IC Timer 3 Intr. Ctrl. Reg. SFR (FF62 H/B1H) Reset value: - - 00 H 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - T3IR T3IE ILVL GLVL - - - - - - - - rwh rw rw rw T4IC Timer 4 Intr. Ctrl. Reg. SFR (FF64 H/B2H) Reset value: - - 00 H 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - T4IR T4IE ILVL GLVL - - - - - - - - rwh rw rw rw |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |