Electronic Components Datasheet Search
  English  ▼

X  

C161 Datasheet(PDF) 230 Page - Infineon Technologies AG

Part # C161
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161 Datasheet(HTML) 230 Page - Infineon Technologies AG

Back Button C161 Datasheet HTML 226Page - Infineon Technologies AG C161 Datasheet HTML 227Page - Infineon Technologies AG C161 Datasheet HTML 228Page - Infineon Technologies AG C161 Datasheet HTML 229Page - Infineon Technologies AG C161 Datasheet HTML 230Page - Infineon Technologies AG C161 Datasheet HTML 231Page - Infineon Technologies AG C161 Datasheet HTML 232Page - Infineon Technologies AG C161 Datasheet HTML 233Page - Infineon Technologies AG C161 Datasheet HTML 234Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 230 / 400 page
background image
&3,
7KH $V\QFKURQRXV6\QFKURQRXV 6HULDO ,QWHUIDFH
User’s Manual
11-2
1999-08
The operating mode of the serial channel ASC0 is controlled by its bitaddressable control
register S0CON. This register contains control bits for mode and error check selection,
and status flags for error identification.
S0CON
ASC0 Control Register
SFR (FFB0
H/D8H)
Reset value: 0000
H
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
S0R
S0
LB
S0
BRS
S0
ODD
-
S0
OE
S0
FE
S0
PE
S0
OEN
S0
FEN PEN
S0
REN
S0
STP
S0M
rw
rw
rw
rw
-
rwh
rwh
rwh
rw
rw
rw
rwh
rw
rw
Bit
Function
S0M
ASC0 Mode Control
000: 8-bit data
synchronous operation
001: 8-bit data
async. operation
010: Reserved. Do not use this combination!
011: 7-bit data + parity
async. operation
100: 9-bit data
async. operation
101: 8-bit data + wake up bit
async. operation
110: Reserved. Do not use this combination!
111: 8-bit data + parity
async. operation
S0STP
Number of Stop Bits Selection
async. operation
0:
One stop bit
1:
Two stop bits
S0REN
Receiver Enable Bit
0:
Receiver disabled
1:
Receiver enabled
(Reset by hardware after reception of byte in synchronous mode)
S0PEN
Parity Check Enable Bit
async. operation
0:
Ignore parity
1:
Check parity
S0FEN
Framing Check Enable Bit
async. operation
0:
Ignore framing errors
1:
Check framing errors
S0OEN
Overrun Check Enable Bit
0:
Ignore overrun errors
1:
Check overrun errors
S0PE
Parity Error Flag
Set by hardware on a parity error (S0PEN=’1’). Must be reset by
software.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com