AX58200 datasheet(104/180 Pages) ASIX

104 / 180 page

104

AX58200

EtherCAT Slave Controller SoC

2.43.4 ESC Configuration

2.43.4.1 Bootstrap Pins for Chip Configuration

The AX58200 supports five multi-function bootstrap pins (pin L1, L2, E9, J10 and J11) for five hardware

configurations, i.e. external I2C EEPROM size, ESC supported port number, RSTO polarity and integrated port

0/1 PHY media mode; and it also supports other three multi-function bootstrap pins (pin A9, H9, G11) for the

configuration of port 2 MII signals. User needs to utilize an external resistor to pull up / down these bootstrap pins.

Pins

Signal Name

Description

EEP_SIZE

I2C EEPROM Size

0: 1 Kbit to 16Kbit

1: 32Kbit to 4Mbit

3PORT_MODE

ESC port number

0: 2 ports mode

1: 3 ports mode

RSTO_POL

RSTO Reset Output Polarity

0: Active Low

1: Active High

B10

PDI_EMU

Device emulation (0x0141.0)

0: Device status register is controlled by PDI

1: Device status register is identical to device control register

J10

P0_FIBER

Port 0 PHY media mode

0: Copper mode

1: Fiber mode

J11

P1_FIBER

Port 1 PHY Media mode

0: Copper mode

1: Fiber mode

TX_SH [1]

Port 2 MII TXD Align position

2‘b00: Align with MCLK,

2’b01: Delay 1/4 phase with MCLK

2’b10: Delay 1/2 phase with MCLK

2’b11: Delay 3/4 phase with MCLK

TX_SH [0]

G11

LINK_POL

Port 2 MII LINK Polarity

0: Active Low

1: Active High

Table 2.43-1: ESC Bootstrap Pins Configuration

AX58200 Datasheet(PDF) 104 Page - ASIX Electronics Corporation

AX58200 Datasheet(HTML) 104 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL