Electronic Components Datasheet Search
  English  ▼

X  

VR4102 Datasheet(PDF) 46 Page - NEC

Part # VR4102
Description  64/32-bit Microprocessor
PDF  701 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

VR4102 Datasheet(HTML) 46 Page - NEC

Back Button VR4102 Datasheet HTML 42Page - NEC VR4102 Datasheet HTML 43Page - NEC VR4102 Datasheet HTML 44Page - NEC VR4102 Datasheet HTML 45Page - NEC VR4102 Datasheet HTML 46Page - NEC VR4102 Datasheet HTML 47Page - NEC VR4102 Datasheet HTML 48Page - NEC VR4102 Datasheet HTML 49Page - NEC VR4102 Datasheet HTML 50Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 701 page
background image
CHAPTER 1 INTRODUCTION
46
1.5.3 CPU Instruction Set Overview
Each CPU instruction is 32 bits long. As shown in Figure 1-4, there are three instruction formats:
— immediate (I-type)
— jump (J-type)
— register (R-type)
Figure 1-4. CPU Instruction Formats
I-type (immediate)
op
0
15
16
20
21
25
26
31
J-type (jump)
op
target
0
25
26
31
R-type (register)
op
0
15
16
20
21
25
26
31
5
6
10
11
rs
rt
immediate
rs
rt
rd
sa
funct
The instruction set can be further divided into the following five groupings:
(1) Load and store instructions move data between memory and general-purpose registers.
They are all
immediate (I-type) instructions, since the only addressing mode supported is base register plus 16-bit,
signed immediate offset.
(2) Computational instructions perform arithmetic, logical, shift, multiply, and divide operations on values in
registers. They include R-type (in which both the operands and the result are stored in registers) and I-type
(in which one operand is a 16-bit signed immediate value) formats.
(3) Jump and branch instructions change the control flow of a program. Jumps are always made to an absolute
address formed by combining a 26-bit target address with the high-order bits of the Program Counter (J-type
format) or register address (R-type format). The format of the branch instructions is I type. Branches have
16-bit offsets relative to the Program Counter. JAL instructions save their return address in register 31.
(4) Coprocessor 0 (System Control Coprocessor, CP0) instructions perform operations on CP0 registers to
control the memory-management and exception-handling facilities of the processor.
(5) Special instructions perform system calls and breakpoint operations, or cause a branch to the general
exception-handling vector based upon the result of a comparison. These instructions occur in both R-type
(both the operands and the result are stored in registers) and I-type (one operand is a 16-bit signed
immediate value) formats.
Chapter 3 provides a more detailed summary (Refer to Chapter 27 for detailed descriptions of the operation of
each instruction) .



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com