VR4102 datasheet(86/701 Pages) NEC

86 / 701 page

CHAPTER 3 CPU INSTRUCTION SET SUMMARY

3.2.2 Computational Instructions

Computational instructions perform arithmetic, logical, and shift operations on values in registers. Computational

instructions can be either in register (R-type) format, in which both operands are registers, or in immediate (I-type)

format, in which one operand is a 16-bit immediate.

Computational instructions are classified as:

(1) ALU immediate instructions (Tables 3-4 and 3-5)

(2) Three-operand type instructions (Tables 3-6 and 3-7)

(3) Shift instructions (Tables 3-8 and 3-9)

(4) Multiply/divide instructions (Table 3-10 and 3-11)

To maintain data compatibility between the 64- and 32-bit modes, it is necessary to sign-extend 32-bit operands

correctly. If the sign extension is not correct, the 32-bit operation result is meaningless.

Table 3-4. ALU Immediate Instruction

Instruction

Format and Description

Add Immediate

ADDI rt, rs, immediate

The 16-bit immediate is sign extended and then added to the contents of register rs to form a 32-bit

result. The result is stored into register rt. In the 64-bit mode, the operand must be sign extended. An

exception occurs on the generation of 2’s complement overflow.

Add Immediate

Unsigned

ADDIU rt, rs, immediate

The 16-bit immediate is sign extended and then added to the contents of register rs to form a 32-bit

result. The result is stored into register rt. In the 64-bit mode, the operand must be sign extended. No

exception occurs on the generation of integer overflow.

Set On Less Than

Immediate

SLTI rt, rs, immediate

The 16-bit immediate is sign extended and then compared to the contents of register rt treating both

operands as signed integers. If rs is less than the immediate, the result is set to 1; otherwise, the result

is set to 0. The result is stored to register rt.

Set On Less Than

Immediate Unsigned

SLTIU rt, rs, immediate

The 16-bit immediate is sign extended and then compared to the contents of register rt treating both

operands as unsigned integers. If rs is less than the immediate, the result is set to 1; otherwise, the

result is set to 0. The result is stored to register rt.

And Immediate

ANDI rt, rs, immediate

The 16-bit immediate is zero extended and then ANDed with the contents of the register. The result is

stored into register rt.

Or Immediate

ORI rt, rs, immediate

The 16-bit immediate is zero extended and then ORed with the contents of the register. The result is

stored into register rt.

Exclusive Or

Immediate

XORI rt, rs, immediate

The 16-bit immediate is zero extended and then Ex-ORed with the contents of the register. The result

is stored into register rt.

Load Upper

Immediate

LUI rt, immediate

The 16-bit immediate is shifted left by 16 bits to set the lower 16 bits of word to 0. The result is stored

into register rt. In the 64-bit mode, the operand must be sign extended.

immediate

VR4102 Datasheet(PDF) 86 Page - NEC

VR4102 Datasheet(HTML) 86 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL