Electronic Components Datasheet Search
  English  ▼

X  

VR4102 Datasheet(PDF) 98 Page - NEC

Part # VR4102
Description  64/32-bit Microprocessor
PDF  701 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

VR4102 Datasheet(HTML) 98 Page - NEC

Back Button VR4102 Datasheet HTML 94Page - NEC VR4102 Datasheet HTML 95Page - NEC VR4102 Datasheet HTML 96Page - NEC VR4102 Datasheet HTML 97Page - NEC VR4102 Datasheet HTML 98Page - NEC VR4102 Datasheet HTML 99Page - NEC VR4102 Datasheet HTML 100Page - NEC VR4102 Datasheet HTML 101Page - NEC VR4102 Datasheet HTML 102Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 701 page
background image
CHAPTER 3 CPU INSTRUCTION SET SUMMARY
98
Table 3-19. System Control Coprocessor (CP0) Instructions (2/2)
Instruction
Format and Description
Read Indexed TLB
Entry
TLBR
The TLB entry indexed by the index register is loaded into the entryHi, entryLo0, entryLo1, or page
mask register.
Write Indexed TLB
Entry
TLBWI
The contents of the entryHi, entryLo0, entryLo1, or page mask register are loaded into the TLB entry
indexed by the index register.
Write Random TLB
Entry
TLBWR
The contents of the entryHi, entryLo0, entryLo1, or page mask register are loaded into the TLB entry
indexed by the random register.
Probe TLB For
Matching Entry
TLBP
The address of the TLB entry that matches with the contents of entryHi register is loaded into the index
register.
Return From
Exception
ERET
The program returns from exception, interrupt, or error trap.
Instruction
Format and Description
STANDBY
STANDBY
The processor’s operating mode is transited from fullspeed mode to standby mode.
SUSPEND
SUSPEND
The processor’s operating mode is transited from fullspeed mode to suspend mode.
HIBERNATE
HIBERNATE
The processor’s operating mode is transited from fullspeed mode to hibernate mode.
Instruction
Format and Description
Cache Operation
Cache op, offset (base)
The 16-bit offset is sign extended to 32 bits and added to the contents of the register case, to form
virtual address. This virtual address is translated to physical address with TLB. For this physical
address, cache operation that is indicated by 5-bit sub-opcode is performed.
COP0
funct
CO
CACHE
offset
base
op
COP0
funct
CO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com