| Electronic Components Datasheet Search |
|
VR4102 Datasheet(PDF) 101 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 Datasheet(HTML) 101 Page - NEC |
|
101 / 701 page ![]() CHAPTER 4 VR4102 PIPELINE 101 Table 4-1. Description of Pipeline Activities during Each Stage Cycle Phase Mnemonic Description IDC Instruction cache address decode )1 ITLB Instruction address translation ICA Instruction cache array access IF )2 ITC Instruction tag check )1 IDEC Instruction decode RF Register operand fetch RF )2 BAC Branch address calculation EX Execution stage DVA Data virtual address calculation )1 SA Store align DCA Data cache address decode/array access EX )2 DTLB Data address translation DLA Data cache load align DTC Data tag check DC )1 DTD Data transfer to data cache DCW Data cache write WB )1 WB Write back to register file |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |