Electronic Components Datasheet Search
  English  ▼

X  

SC3200 Datasheet(PDF) 362 Page - Advanced Micro Devices

Part # SC3200
Description  AMD GEODE-TM SC3200 PROCESSOR
PDF  447 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

SC3200 Datasheet(HTML) 362 Page - Advanced Micro Devices

Back Button SC3200 Datasheet HTML 358Page - Advanced Micro Devices SC3200 Datasheet HTML 359Page - Advanced Micro Devices SC3200 Datasheet HTML 360Page - Advanced Micro Devices SC3200 Datasheet HTML 361Page - Advanced Micro Devices SC3200 Datasheet HTML 362Page - Advanced Micro Devices SC3200 Datasheet HTML 363Page - Advanced Micro Devices SC3200 Datasheet HTML 364Page - Advanced Micro Devices SC3200 Datasheet HTML 365Page - Advanced Micro Devices SC3200 Datasheet HTML 366Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 362 / 447 page
background image
362
AMD Geode™ SC3200 Processor Data Book
Video Processor Module - Video Processor Registers - Function 4
Revision 5.1
Offset 420h-423h
GenLock Register (R/W)
Reset Value: 00000000h
31:24
Reserved. Must be set to 0.
23
ODD_TO (Odd Field Time Out). Indicates CGENTO0 (F4BAR0+Memory Offset 43Ch[15:0]) has expired. This bit can be
reset by writing 1 to it.
22
EVEN_TO (Even Field Time Out). Indicates CGENTO1 (F4BAR0+Memory Offset 43Ch[31:16]) has expired. This bit can
be reset by writing 1 to it.
21:9
Reserved.
8
Reserved. Set to 0.
7
Reserved. Set to 0.
6
Reserved. Set to 0.
5
Reserved. Set to 0.
4
GENLOCK_TOUT_EN (GenLock Timeout Enable).
0: Disable.
1: Enable timeout.
3
VIP_VSYNC_EDGE_SEL (VIP VSYNC Edge Select). Selects which edge of the VSYNC signal should be synchronized
with VIP.
0: Rising edge.
1: Falling edge.
2
GX1_VSYNC_EDGE_SEL (GX1 VSYNC Edge Select). Selects which edge of the VSYNC signal should be synchronized
with the GX1 module.
0: Rising edge.
1: Falling edge.
1
CT_GENLOCK_EN (Enable Continuous GenLock Function).
0: The continuous GenLock function is disabled.
1: Enable locking (i.e., synchronization) of the GX1 VSYNC with the VIP VSYNC on every VSYNC (i.e., continuous lock-
ing).
Note:
If bit 0 (SG_GENLOCK_EN) = 1, it overrides the value of this bit.
0
Reserved. Set to 0.
Offset 424h-427h
GenLock Delay Register (R/W)
Reset Value: 00000000h
31:21
Reserved.
20:0
GENLOCK_DEL (GenLock Delay). Indicates the delay (in 27 MHz clocks) between the VIP VSYNC and the GX1 module’s
Display Controller VSYNC.
Offset 428h-43Bh
Reserved
Offset 43Ch-43Fh
Continuous GenLock Timeout Register (R/W)
Reset Value: 1FFF1FFFh
31:16
CGENTO1 (Even Field Continuous GenLock Timeout).
15:0
CGENTO0 (Odd Field Continuous GenLock Timeout).
Table 7-7. F4BAR0+Memory Offset: Video Processor Configuration Registers (Continued)
Bit
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com