SC3200 datasheet(405/447 Pages) AMD

405 / 447 page

AMD Geode™ SC3200 Processor Data Book

405

Electrical Specifications

Revision 5.1

Table 9-26. IDE Multiword DMA Data Transfer Timing Parameters

Symbol

Parameter

Mode

Unit

Comments

012

Cycle time (min)

480

150

120

Note 1

IDE_IOR[0:1]#/IDE_IOW[0:1]# (min)

215

IDE_IOR[0:1]# data access (max)

150

IDE_IOR[0:1]# data hold (min)

IDE_IOW[0:1]#/IDE_IOW[0:1]# data setup

(min)

100

IDE_IOW[0:1]# data hold (min)

IDE_DACK[0:1]# to IDE_IOR[0:1]#/

IDE_IOW[0:1]# setup (min)

000

IDE_IOR[0:1]#/IDE_IOW[0:1]# to

IDE_DACK[0:1]# hold (min)

tKR

IDE_IOR[0:1]# negated pulse width (min)

tKW

IDE_IOW[0:1]# negated pulse width (min)

215

tLR

IDE_IOR[0:1]# to IDE_DREQ[0:1] delay

(max)

120

tLW

IDE_IOW[0:1]# to IDE_DREQ0,1 delay

(max)

IDE_CS[0:1]# valid to IDE_IOR[0:1]#/

IDE_IOW[0:1]# (min)

IDE_CS[0:1]# hold

IDE_DACK[0:1]# to TRI-STATE

Note 1. t0 is the minimum total cycle time, tD is the minimum command active time, and tKR or tKW is the minimum command

recovery time or command inactive time. The actual cycle time equals the sum of the command active time and the

command inactive time. The three timing requirements of t0, tD and tKR/KW, are met. The minimum total cycle time

requirement t0 is greater than the sum of tD and tKR/KW. (This means that a host implementation can lengthen tD

and/or tKR/KW to ensure that t0 is equal to or greater than the value reported in the device’s IDENTIFY DEVICE

data.)

SC3200 Datasheet(PDF) 405 Page - Advanced Micro Devices

SC3200 Datasheet(HTML) 405 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL