 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SC3200 Datasheet(PDF) 407 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
SC3200 Datasheet(HTML) 407 Page - Advanced Micro Devices |
|
|
407 / 447 page  AMD Geode™ SC3200 Processor Data Book 407 Electrical Specifications Revision 5.1 Table 9-27. IDE UltraDMA Data Burst Timing Parameters Symbol Parameter Mode 0 Mode 1 Mode 2 Unit Comments Min Max Min Max Min Max t2CYC Typical sustained average two cycle time 240 160 120 ns Two cycle time allowing for clock variations (from rising edge to next rising edge or from falling edge to next falling edge of STROBE) 235 156 117 ns tCYC Cycle time allowing for asymmetry and clock variations (from STROBE edge to STROBE edge) 114 75 55 ns tDS Data setup time (at recipient) 15 10 7 ns tDH Data hold time (at recipient) 5 5 5 ns tDVS Data valid setup time at sender (from data bus being valid until STROBE edge) 70 48 34 ns tDVH Data valid hold time at sender (from STROBE edge until data may become invalid) 666 ns tFS First STROBE time (for device to first negate IDE_IRDY[0:1] (DSTROBE[0:1]) from IDE_IOW[0:1]# (STOP[0:1]) during a data in burst) 0 230 0 200 0 170 ns tLI Limited interlock time 0 150 0 150 0 150 ns Note 1 tMLI Interlock time with minimum 20 20 20 ns Note 1 tUI Unlimited interlock time 0 0 0 ns Note 1 tAZ Maximum time allowed for output drivers to release (from being asserted or negated) 10 10 10 ns tZAH Minimum delay time required for output driv- ers to assert or negate (from released state) 20 20 20 ns tZAD 000 ns tENV Envelope time (from IDE_DACK[0:1]# to IDE_IOW[0:1]# (STOP[0:1]) and IDE_IOR[0:1]# (HDMARDY[0:1]#) during data out burst initiation) 20 70 20 70 20 70 ns tSR STROBE to DMARDY time (if DMARDY# is negated before this long after STROBE edge, the recipient receives no more than one additional data WORD) 50 30 20 ns tRFS Ready-to-final-STROBE time (no STROBE edges are sent this long after negation of DMARDY#) 75 60 50 ns tRP Ready-to-pause time (time that recipient waits to initiate pause after negating DMARDY#) 160 125 100 ns tIORDYZ Pull-up time before allowing IDE_IORDY[0:1] to be released 20 20 20 ns tZIORDY Minimum time device waits before driving IDE_IORDY[0:1] 000 ns tACK Setup and hold times for IDE_DACK[0:1]# (before assertion or negation) 20 20 20 ns tSS Time from STROBE edge to negation of IDE_DREQ[0:1] or assertion of IDE_IOW[0:1]# (STOP[0:1]) (when sender terminates a burst) 50 50 50 ns Note 1. tUI, tMLI, and tLI indicate sender-to-recipient or recipient-to-sender interlocks, that is, one agent (either sender or recipient) is wait- ing for the other agent to respond with a signal before proceeding. tUI is an unlimited interlock with no maximum time value. tMLI is a limited timeout with a defined minimum. tLI is a limited time-out with a defined maximum. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
