W5300 datasheet(74/128 Pages) WIZNET

74 / 128 page

Sn_IMR (SOCKETn Interrupt Mask Register)[R/W] [0x08204+0x40n/0x204+0x40n] [0x--FF]

It configures the interrupt of SOCKETn so as to notify to the host.

Interrupt mask bit of Sn_IMR corresponds to interrupt bit of Sn_IR. If interrupt occurs in any

SOCKET and the bit is set as '1', its corresponding bit of Sn_IR is set as '1'. When the bits of

Sn_IMR and Sn_IR are '1', IR(n) becomes '1'. At this time, if IMR(n) is '1', the interrupt is issued

to the host ('/INT' signal is asserted low.)

Sn_IMR0

0x08204 + 0x40n

0x204 + 0x40n

Sn_IMR1

0x08205 + 0x40n

PRECV

PFAIL

PNEXT

SENDOK

TIMEOUT

RECV

DISCON

CON

0x205 + 0x40n

Sn_IMR(15:8)/Sn_IMR0(7:0) : All Reserved

Sn_IMR(7:0)/Sn_IMR1(7:0)

Bit

Symbol

Description

PRECV

Sn_IR(PRECV) Interrupt Mask

Valid only in case of 'SOCKET=0' & 'S0_MR(P3:P0)=S0_MR_PPPoE'

PFAIL

Sn_IR(PFAIL) Interrupt Mask

Valid only in case of 'SOCKET=0' & 'S0_MR(P3:P0)=S0_MR_PPPoE'

PNEXT

Sn_IR(PNEXT) Interrupt Mask

Valid only in case of 'SOCKET=0' & 'S0_MR(P3:P0)=S0_MR_PPPoE'

SENDOK

Sn_IR(SENDOK) Interrupt Mask

TIMEOUT

Sn_IR(TIMEOUT) Interrupt Mask

RECV

Sn_IR(RECV) Interrupt Mask

DISCON

Sn_IR(DISCON) Interrupt Mask

CON

Sn_IR(CON) Interrupt Mask

Sn_IR (SOCKETn Interrupt Register) [R/W] [0x08206+0x40n/0x206+0x40n] [0x--00]

Sn_IR is the register to notify interrupt type (establishment, termination, receiving data, timeout)

of SOCKENTn to the host.

When any Interrupt occurs and the mask bit of Sn_IMR is '1', the interrupt bit of Sn_IR becomes

'1'.

W5300 Datasheet(PDF) 74 Page - WIZnet Co., Ltd

W5300 Datasheet(HTML) 74 Page - WIZnet Co., Ltd

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL