Electronic Components Datasheet Search
  English  ▼

X  

IMX93CEC Datasheet(PDF) 2 Page - NXP Semiconductors

Part # IMX93CEC
Description  i.MX 93 Application Processors Data Sheet for Commercial Products
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC Datasheet(HTML) 2 Page - NXP Semiconductors

  IMX93CEC Datasheet HTML 1Page - NXP Semiconductors IMX93CEC Datasheet HTML 2Page - NXP Semiconductors IMX93CEC Datasheet HTML 3Page - NXP Semiconductors IMX93CEC Datasheet HTML 4Page - NXP Semiconductors IMX93CEC Datasheet HTML 5Page - NXP Semiconductors IMX93CEC Datasheet HTML 6Page - NXP Semiconductors IMX93CEC Datasheet HTML 7Page - NXP Semiconductors IMX93CEC Datasheet HTML 8Page - NXP Semiconductors IMX93CEC Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 126 page
background image
i.MX 93 Application Processors Data Sheet for Commercial Products, Rev. 3, 12/2023
2
NXP Semiconductors
i.MX 93 introduction
•Smart lock
•
Smart thermostat
•
Smart docking station
Table 1. Features (Sheet 1 of 3)
Subsystem
Features
Cortex®-A55 MPCore platform
Two Cortex®-A55 processors operating up to 1.7 GHz
• 32 KB L1 Instruction Cache
• 32 KB L1 Data Cache
• 64 KB per-core L2 cache
• Media Processing Engine (MPE) with Arm® NeonTM technology supporting the
Advanced Single Instruction Multiple Data architecture
• Floating Point Unit (FPU) with support of the Arm® VFPv4-D16 architecture
Support of 64-bit Arm® v8.2-A architecture
256 KB cluster L3 cache
Parity/ECC protection on L1 cache, L2 cache, and TLB RAMs
Cortex®-M33 core platform
• Stand by monitoring with Cortex®-A55 and other high-power modules power
gated
Cortex®-M33 CPU operating up to 250 MHz
• Support FPU
• Support MPU
• Support NVIC
• Support FPB
• Support DWT and ITM
• Two-way set-associative 16 KB System Cache with parity support
• Two-way set-associative 16 KB Code Cache with parity support
• 256 KB tightly coupled memory (TCM)
Neural Processing Unit (NPU)
Neural Network performance (256 MACs operating up to 1.0 GHz and 2 OPS/MAC)
• NPU targets 8-bit and 16-bit integer RNN
• Handles 8-bit weights
Image Sensor Interface (ISI)
• Standard pixel formats commonly used in many camera input protocols
• Programmable resolutions up to 2K
• Image processing for:
•Supports one source of up to 2K horizontal resolution
•Supports pixel rate up to 200 Mpixel/s
• Image down scaling via decimation and bi-phase filtering
• Color space conversion
• Interlaced to progressive conversions
On-chip memory
Boot ROM (256 KB) for Cortex®-A55
Boot ROM (256 KB) for Cortex®-M33
On-chip RAM (640 KB)
General Business Information



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com