| Electronic Components Datasheet Search |
|
IMX93CEC Datasheet(PDF) 56 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX93CEC Datasheet(HTML) 56 Page - NXP Semiconductors |
|
56 / 126 page ![]() i.MX 93 Application Processors Data Sheet for Commercial Products, Rev. 3, 12/2023 56 NXP Semiconductors Electrical characteristics Table 58. HS200 interface timing specification (Nominal and Overdrive mode)1,2 1 Input timing assumes an input signal slew rate of 1 ns (20%/80%). 2 Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (1.5 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad output driver. ID Parameter Symbols Min Max Unit Card Input Clock SD1 Clock Frequency Period tCLK 5.0 — ns SD2 Clock Low Time tCL 2.2 — ns SD3 Clock High Time tCH 2.2 — ns uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK) SD5 uSDHC Output Delay tOD -1.6 1 ns uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)3 3 HS200 is for 8 bits while SDR104 is for 4 bits. SD8 uSDHC Input Data Window tODW 0.475 x tCLK —ns Table 59. HS200 interface timing specification (Low drive mode)1,2 1 Input timing assumes an input signal slew rate of 1 ns (20%/80%). 2 Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on standard FR4 (1.5 pF/inch). For best signal integrity, the series resistance of the transmission line should be matched closely to the RDSON of the I/O pad output driver. ID Parameter Symbols Min Max Unit Card Input Clock SD1 Clock Frequency Period tCLK 7.5 — ns SD2 Clock Low Time tCL 3.3 — ns SD3 Clock High Time tCH 3.3 — ns uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK) SD5 uSDHC Output Delay tOD -1.6 1 ns uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)3 3 HS200 is for 8 bits while SDR104 is for 4 bits. SD8 uSDHC Input Data Window tODW 0.475 x tCLK —ns General Business Information |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |