| Electronic Components Datasheet Search |
|
IMX93CEC Datasheet(PDF) 43 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX93CEC Datasheet(HTML) 43 Page - NXP Semiconductors |
|
43 / 126 page ![]() Electrical characteristics i.MX 93 Application Processors Data Sheet for Commercial Products, Rev. 3, 12/2023 NXP Semiconductors 43 The CTL[5:0] = 001111 and SL[1:0] = 11 are required drive settings to meet the timing. For the 50 MHz BCLK operation, the BCLK and SYNC must always be in the same direction as the data (source synchronous): • SAI transmitter must be in asynchronous mode with BCLK and SYNC configuration as outputs • SAI receiver must be: — In asynchronous mode with BCLK and SYNC configuration as inputs — In synchronous mode with SAI_RCR2[BCI] = 1 Table 45. Master mode SAI timing (50 MHz)1,2,3 1 To achieve 50 MHz for BCLK operation, clock must be set in feedback mode. 2 Input timing assumes an input signal slew rate of 3 ns (20%/80%). 3 Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm. Unterminated, 5-inch microstrip trace on standard FR4 (1.5 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected RDSON of the I/O pad output driver. Num Characteristic Min Max Unit S1 SAI_MCLK cycle time 20 — ns S2 SAI_MCLK pulse width high/low 40% 60% MCLK period S3 SAI_BCLK cycle time 20 — ns S4 SAI_BCLK pulse width high/low 40% 60% BCLK period S5 SAI_BCLK to SAI_FS output valid — 3 ns S6 SAI_BCLK to SAI_FS output invalid -2 — ns S7 SAI_BCLK to SAI_TXD valid — 3 ns S8 SAI_BCLK to SAI_TXD invalid -2 — ns S9 SAI_RXD/SAI_FS input setup before SAI_BCLK 3 — ns S10 SAI_RXD/SAI_FS input hold after SAI_BCLK 2 — ns Table 46. Master mode SAI timing (25 MHz)1,2 Num Characteristic Min Max Unit S1 SAI_MCLK cycle time 40 — ns S2 SAI_MCLK pulse width high/low 40% 60% MCLK period S3 SAI_BCLK cycle time 40 — ns S4 SAI_BCLK pulse width high/low 40% 60% BCLK period S5 SAI_BCLK to SAI_FS output valid — 3 ns S6 SAI_BCLK to SAI_FS output invalid -2 — ns S7 SAI_BCLK to SAI_TXD valid — 3 ns S8 SAI_BCLK to SAI_TXD invalid -2 — ns General Business Information |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |