Electronic Components Datasheet Search
  English  ▼

X  

PM8621 Datasheet(PDF) 118 Page - PMC-Sierra, Inc

Part # PM8621
Description  NSE-8G??Standard Product Data Sheet Preliminary
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM8621 Datasheet(HTML) 118 Page - PMC-Sierra, Inc

Back Button PM8621 Datasheet HTML 114Page - PMC-Sierra, Inc PM8621 Datasheet HTML 115Page - PMC-Sierra, Inc PM8621 Datasheet HTML 116Page - PMC-Sierra, Inc PM8621 Datasheet HTML 117Page - PMC-Sierra, Inc PM8621 Datasheet HTML 118Page - PMC-Sierra, Inc PM8621 Datasheet HTML 119Page - PMC-Sierra, Inc PM8621 Datasheet HTML 120Page - PMC-Sierra, Inc PM8621 Datasheet HTML 121Page - PMC-Sierra, Inc PM8621 Datasheet HTML 122Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 184 page
background image
NSE-8G™ Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
117
Document ID: PMC-2010850, Issue 1
Register 115h + N*20H, ILC Receive Auxiliary, Status and FIFO Synch Register
Bit
Type
Function
Default
Bit 31:24
R
Reserved
00000000
Bit 23:16
R
RX_AUX[7:0]
00h
Bit 15
R
RX_STTS_VALID
N/A
Bit 14:13
R
RX_LINK[1:0]
00
Bit 12:11
R
RX_PAGE[1:0]
00
Bit 10:8
R
RX_USER[2:0]
000
Bit 7
R
CRC_ERR
0
Bit 6
R
HDR_CRC_ERR
0
Bit 5:2
R
RX_MSG_LVL[3:0]
0000
Bit 1
R
RX_FI_BUSY
0
Bit 0
W
RX_XFER_SYNC
N/A
Bit 0
R
RX_SYNC_DONE
0
This register serves a dual-purpose dependant on whether it is being read or written.
When it is read it returns the status for the Message Receive Channel.
When it is written (with 00000001h) to it is used it synchronize the Receive FIFO to the start of a
message boundary or perform a message skip.
RX_AUX[7:0]
These bits constitute the output from an Auxiliary channel between CPUs at each end of the
link. Their use is at the Software developers’ discretion. A read from this register will return
the AUX header byte of the last message received (without a CRC-16 error).
RX_XFER_SYNC
Rx Transfer sync writing Writing ‘1’ to this bit initiates a read sequence from the start of the
next unread message. The hardware
° Aligns the message read buffer address to the start of the next unread message
° Prefetches the 1
st Dword from the unread message buffer so that it is ready for a s/w read
from the Receive FIFO Data register(s)
An unread message in this context means that the s/w has not read any of the message
payload data by reading the Receive FIFO Data register(s)
After the RX XFER SYNC process has been completed successive reads from the Receive
FIFO return the last Dword read from the Receive FIFO and prefetch the next Dword (when
available).
This bit must be written to a ‘1’ at the start of a message read sequence.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com