TMPR4937 datasheet(418/552 Pages) TOSHIBA

418 / 552 page

Chapter 14 AC-link Controller

14-12

14.3.6.4 DMA Operation

When ACLC’s REQ latch (refer to Figure 14.3.6 and Figure 14.3.7) needs to read or write

sample-data, it issues a DMA request. When DMAC acknowledges the request by performing

write- or read-access to the ACLC sample-data register, ACLC deasserts the request. Therefore,

the software must properly set up DMAC so that the source or destination points to the

corresponding sample-data register for the DMA channel.

Setup the DMA Channel Control Registers (DMCCRn) in DMAC as follows.

Immediate chain

Enable

DMCCRn.IMMCHN = 1 [Note]

DMA request polarity

Low-active

DMCCRn.REQPOL = 0

DMA acknowledge polarity

Low-active

DMCCRn.ACKPOL = 0

Request sense

Level-sensitive

DMCCRn.EGREQ = 0

Sample chain

1 word

DMCCRn.SMPCHN = 1

Transfer size

1 word

DMCCRn.XFSZ = 010b

Transfer address mode

Dual

DMCCRn.SNGAD = 0

Note: Use this setting when DMA chain operation is utilized

For a transmission channel, assign the address of ACLC Audio PCM

Output/Surround/Center/LFE/Modem Output Register (ACAUDO/SURR/CENT/LFE/

MODODAT) to the DMAC destination address register (DMDARn). For a reception channel,

assign the address of ACLC Audio input/Modem Input Register (ACAUDI/MODIDAT) to the

DMAC source address register (DMSARn).

When any DMA request is pending, the REQ latch will not deasserted the request until the

corresponding sample-data register is accessed. Just unsetting ACLC Control Enable Register

(ACCTLEN)’s DMA Enable (xxxxDMA) bit corresponding to the DMA will not clear the REQ

latch.

The procedure to continuously push or pull the sample-data stream through the chain DMA

operation follows the DMAC specification. Refer to section 8.3.10 for this respect.

TMPR4937 Datasheet(PDF) 418 Page - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 418 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL