Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TMPR4938 Datasheet(PDF) 433 Page - Toshiba Semiconductor

Part # TMPR4938
Description  64-Bit TX System RISC TX49 Family
PDF  716 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4938 Datasheet(HTML) 433 Page - Toshiba Semiconductor

Back Button TMPR4938 Datasheet HTML 429Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 430Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 431Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 432Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 433Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 434Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 435Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 436Page - Toshiba Semiconductor TMPR4938 Datasheet HTML 437Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 433 / 716 page
background image
Chapter 14 AC-link Controller
14-9
14.3.6 Sample-data Transmission and Reception
This section describes the mechanism for transmission and reception of PCM audio and modem
wave-data. An overview is described first. The DMA (Direct Memory Access) operation, error
detection and recovery procedure follow. A special case using slot activation control is described last.
14.3.6.1 Overview
Figure 14.3.6 and Figure 14.3.7 show conceptual views of the sample-data transmission and
reception mechanisms.
Figure 14.3.6 Sample-data Transmission Mechanism
Figure 14.3.7 Sample-data Reception Mechanism
The CODEC requests ACLC to transmit and receive sample-data via ‘slot-request’ and ‘slot-
valid’ bit-fields on the SDIN signal of AC-link.
For transmission, ACLC transmits the data with ‘slot-valid’ tag set. For reception, ACLC
captures the slot-data.
Transmission or reception through each stream can be independently activated or deactivated
under control of ACLC Slot Enable Register (ACSLTEN).
ACLC is equipped with a separate FIFO for each data-stream.
The data to transmit is
prefetched from memory to FIFO through DMA. The received data is buffered on FIFO and then
stored to memory through DMA.
In this stage, each DMA is independently activated or
deactivated under control of ACLC Control Enable Register (ACCTLEN).
DMAC
FIFO
DMA
Buffer
Memory
Read
Data
DMAREQ
Write
Data
ACCTLEN
REQ
Latch
Strobe
ACSLTEN
Valid Flag
Data
Link-
side
Slot Req
Slot Valid,
Slot Data
AC-link
Underrun Error
ACLC
DMAC
FIFO
DMA
Buffer
Memory
Write
Data
DMAREQ
Read
Data
ACCTLEN
REQ
Latch
Strobe
ACSLTEN
Data
Link-
side
Slot Valid,
Slot Data
AC-link
Overrun Error
ACLC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com