LTM4682 datasheet(17/130 Pages) AD

17 / 130 page

LTM4682

Rev. A

For more information www.analog.com

PIN FUNCTIONS

to SGND to this pin—in combination with resistor pin

settings on VTRIM3_CFG, and using the factory-default

NVM setting of MFR_CONFIG_ALL[6] = 0b—can be

used to configure the LTM4682’s Channel 3 output to

power-up to a VOUT_COMMAND value (and associated

output voltage monitoring and protection/fault-detection

thresholds) different from those of NVM contents. See the

Applications Information section. Connecting resistor(s)

from VOUT3_CFG to SGND and/or VTRIM3_CFG to SGND

in this manner allows a convenient way to configure mul-

tiple LTM4682s with identical NVM contents for different

output voltage settings all without GUI intervention or

the need to custom-preprogram module NVM contents.

Minimize capacitance especially when the pin is left open

to ensure accurate detection of the pin state. Note that

the use of RCONFIGs on VOUT3_CFG/VTRIM3_CFG can

affect the VOUT3 range setting (MFR_PWM_MODE1[1])

and loop gain. For addressed ASEL_23, Page 0x00 cor-

responds to Channel 2 and Page 0x01 corresponds to

Channel 3. See PAGE description section.

VTRIM3_CFG (AB9): Output Voltage Select Pin for VOUT3,

Fine Setting. Works in combination with VOUT3_CFG to

affect the VOUT_COMMAND (and associated output volt-

age monitoring and protection/fault-detection thresholds)

of Channel 3, at SVIN_23 power-up. See VOUT3_CFG and

the Applications Information section. A resistor divider

from 2.5V to SGND connected to the pin will set the TRIM

value (see Table 2). Minimize capacitance especially when

the pin is left open to ensure accurate detection of the

pin state. Note that the use of RCONFIGs on VOUT3_CFG/

VTRIM3_CFG can affect the VOUT3 range setting (MFR_

PWM_MODE0[1]) and loop gain. For addressed ASEL_23,

Page 0x00 corresponds to Channel 2 and Page 0x01 cor-

responds to Channel 3. See PAGE description section.

VTRIM2_CFG (AB10): Output Voltage Select Pin for VOUT2,

Fine Setting. Works in combination with VOUT2_CFG to

affect the VOUT_COMMAND (and associated output volt-

age monitoring and protection/fault-detection thresholds)

of Channel 2, at SVIN_23 power-up. See VOUT2_CFG and

the Applications Information section. A resistor divider

from 2.5V to SGND connected to the pin will set the TRIM

value. See Table 2. Minimize capacitance especially when

the pin is left open to ensure accurate detection of the

pin state. Note that the use of RCONFIGs on VOUT2_CFG/

VTRIM2_CFG can affect the VOUT2 range setting (MFR_

PWM_MODE0[1]) and loop gain. For addressed ASEL_23,

Page 0x00 corresponds to Channel 2 and Page 0x01 cor-

responds to Channel 3. See PAGE description section.

VDD25_23 (AB11): Internally Generated 2.5V Power Supply

Output Pin for Channels 2 and 3 Circuits. Do not load this

pin with external current. This pin is used strictly to bias

internal logic and provides current for the internal pull-up

resistors connected to the configuration-programming

pins. No external decoupling is required.

VOUT1_CFG (B8): Output Voltage Select Pin for VOUT1,

Coarse Setting. If the VOUT1_CFG and VTRIM1_CFG pins

are both left open—or, if the LTM4682 is configured to ignore

pin-strap (RCONFIG) resistors, i.e., MFR_CONFIG_ALL[6] =

1b—then the LTM4682s target VOUT1 output voltage set-

ting (VOUT_COMMAND1) and associated power-good and

OV/UV warning and fault thresholds are dictated at SVIN_01

power-up according to the LTM4682’s NVM contents. A

resistor divider connected to 2.5V and to SGND to this pin—

in combination with resistor pin settings on VTRIM1_CFG,

and using the factory-default NVM setting of MFR_CONFIG_

ALL[6] = 0b—can be used to configure the LTM4682’s

Channel 1 output to power-up to a VOUT_COMMAND value

(and associated output voltage monitoring and protection/

fault-detection thresholds) different from those of NVM con-

tents. See the Applications Information section. Connecting

resistor(s) from VOUT1_CFG to SGND and/or VTRIM1_CFG

to SGND in this manner allows a convenient way to con-

figure multiple LTM4682s with identical NVM contents for

different output voltage settings all without GUI intervention

or the need to custom-preprogram module NVM contents.

Minimize capacitance especially when the pin is left open

to ensure accurate detection of the pin state. Note that the

use of RCONFIGs on VOUT1_CFG/VTRIM1_CFG can affect

the VOUT1 range setting (MFR_PWM_MODE1[1]) and loop

gain. For addressed ASEL_01, Page 0x00 corresponds to

Channel 0 and Page 0x01 corresponds to Channel 1. See

PAGE description section.

ASEL_01 (B9): Serial Bus Address Configuration Pin for

Channels 0 and 1 Controller. On any given I2C/SMBus

LTM4682 Datasheet(PDF) 17 Page - Analog Devices

LTM4682 Datasheet(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL