Electronic Components Datasheet Search
  English  ▼

X  

AM625 Datasheet(PDF) 105 Page - Texas Instruments

Part # AM625
Description  AM62x Sitara™ Processors
PDF  276 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

AM625 Datasheet(HTML) 105 Page - Texas Instruments

Back Button AM625 Datasheet HTML 101Page - Texas Instruments AM625 Datasheet HTML 102Page - Texas Instruments AM625 Datasheet HTML 103Page - Texas Instruments AM625 Datasheet HTML 104Page - Texas Instruments AM625 Datasheet HTML 105Page - Texas Instruments AM625 Datasheet HTML 106Page - Texas Instruments AM625 Datasheet HTML 107Page - Texas Instruments AM625 Datasheet HTML 108Page - Texas Instruments AM625 Datasheet HTML 109Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 276 page
background image
6.12.2.2.1 Power-Up Sequencing
Table 6-5 and Figure 6-5 describes the device power-up sequencing.
Note
The power supply sequencing requirements defined in this section does not include entry or exit
from low power modes. See Section 6.12.2.2.3, Partial IO Power Sequencing for more information on
power supply sequence requirements when entering or exiting low power modes.
Note
All power rails must be turned off and decay below 300mV before initiating a new power-up
sequence anytime a power rail drops below the minimum value defined in Recommended
Operating Conditions. The only exception is when entering/exiting Partial IO low power mode with
VDDSHV_CANUART and VDD_CANUART sourced from an always on power source. For this use
case the VDDSHV_CANUART and VDD_CANUART power rails are allowed to remain on.
Table 6-5. Power-Up Sequencing – Supply / Signal Assignments
See: Figure 6-5
WAVEFORM
SUPPLY / SIGNAL NAME
A
VSYS(1), VMON_VSYS(2)
B
VDDSHV_CANUART(3), VDDSHV_MCU(3), VDDSHV0(3), VDDSHV1(3), VDDSHV2(3), VDDSHV3(3), VDDA_3P3_USB,
VMON_3P3_SOC(4)
C
VDDSHV_CANUART(5), VDDSHV_MCU(5), VDDSHV0(5), VDDSHV1(5), VDDSHV2(5), VDDSHV3(5), VDDA_MCU,
VDDS_OSC0, VDDA_PLL0, VDDA_PLL1, VDDA_PLL2, VDDA_1P8_CSIRX0, VDDA_1P8_OLDI0, VDDA_1P8_USB,
VDDA_TEMP0, VDDA_TEMP1, VMON_1P8_SOC(6)
D
VDDSHV4(7), VDDSHV5(7), VDDSHV6(7)
E
VDDS_DDR(8), VDDS_DDR_C(8)
F
VDD_CANUART(9)
G
VDD_CANUART(10), VDD_CORE(10) (12), VDDA_CORE_CSIRX0(10), VDDA_CORE_USB0(10), VDDA_DDR_PLL0(10)
H
VDD_CANUART(11), VDD_CORE(11) (12), VDDA_CORE_CSIRX0(11), VDDA_CORE_USB0(11), VDDA_DDR_PLL0(11),
VDDR_CORE(12)
I
VPP(13)
J
MCU_PORz
K
MCU_OSC0_XI, MCU_OSC0_XO
(1)
VSYS represents the name of a supply which sources power to the entire system. This supply is expected to be a pre-regulated supply
that sources power management devices which source all other supplies.
(2)
VMON_VSYS input is used to monitor VSYS via an external resistor divider circuit. For more information, see the System Power
Supply Monitor Design Guidelines.
(3)
VDDSHV_CANUART, VDDSHV_MCU, and VDDSHVx [x=0-3] are dual voltage IO supplies which can be operated at 1.8V or 3.3V
depending on the application requirements.
VDDSHV_CANUART shall be connected to an always-on power source when using Partial IO low power mode, or connected to any
valid IO power source when not using Partial IO low power mode. When VDDSHV_CANUART is not connected to an always-on power
source and is operating at 3.3V, it shall be ramped up with other 3.3V supplies during the 3.3V ramp period defined by this waveform.
When any of the VDDSHV_MCU and VDDSHVx [x=0-3] IO supplies are operating at 3.3V, they shall be ramped up with other 3.3V
supplies during the 3.3V ramp period defined by this waveform.
(4)
The VMON_3P3_SOC input is used to monitor supply voltage and shall be connected to the respective 3.3V supply source.
(5)
VDDSHV_CANUART, VDDSHV_MCU, and VDDSHVx [x=0-3] are dual voltage IO supplies which can be operated at 1.8V or 3.3V
depending on the application requirements.
VDDSHV_CANUART shall be connected to an always-on power source when using Partial IO low power mode, or connected to any
valid IO power source when not using Partial IO low power mode. When VDDSHV_CANUART is not connected to an always-on power
source and is operating at 1.8V, it shall be ramped up with other 1.8V supplies during the 1.8V ramp period defined by this waveform.
When any of the VDDSHV_MCU and VDDSHVx [x=0-3] IO supplies are operating at 1.8V, they shall be ramped up with other 1.8V
supplies during the 1.8V ramp period defined by this waveform.
(6)
The VMON_1P8_SOC input is used to monitor supply voltage and shall be connected to the respective 1.8V supply source.
www.ti.com
AM625, AM625-Q1, AM623, AM620-Q1
SPRSP58C – JUNE 2022 – REVISED OCTOBER 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
105
Product Folder Links: AM625 AM625-Q1 AM623 AM620-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com