Electronic Components Datasheet Search
  English  ▼

X  

RF6001 Datasheet(PDF) 20 Page - RF Micro Devices

Part # RF6001
Description  FRACTIONAL-N RF SYNTHESIZER WITH MODULATOR AND DIGITAL IF FILTER
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RFMD [RF Micro Devices]
Direct Link  http://www.rfmd.com
Logo RFMD - RF Micro Devices

RF6001 Datasheet(HTML) 20 Page - RF Micro Devices

Back Button RF6001 Datasheet HTML 16Page - RF Micro Devices RF6001 Datasheet HTML 17Page - RF Micro Devices RF6001 Datasheet HTML 18Page - RF Micro Devices RF6001 Datasheet HTML 19Page - RF Micro Devices RF6001 Datasheet HTML 20Page - RF Micro Devices RF6001 Datasheet HTML 21Page - RF Micro Devices RF6001 Datasheet HTML 22Page - RF Micro Devices RF6001 Datasheet HTML 23Page - RF Micro Devices RF6001 Datasheet HTML 24Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 70 page
background image
20 of 70
RF6001
Rev A3 DS050929
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
Part of the POLARIS™ TOTAL RADIO™ Solution
RXMODE=000, DBL=1
In this mode the SSI provides two samples of I and two samples of Q for each GSM symbol period. The output data pattern on
DRI is 12 bits of I data followed by 12 bits of Q data. In this case, FSR is (13/24)MHz=541.667kbps and always marks the
beginning of the I data transfer. CLKR is 13MHz.
The various CLKR modes are defined as follows: with CLKRM=00 and RXCKB=0, CLKR will shut down after the Q data transfer
completes until the next I data transfer to save power (with RXMODE=000 and DBL=1, CLKR will always be enabled as there
is no blank data); with CLKRM=01 and RXCKB=0, CLKR is always enabled if ENR is true; with CLKRM=1x, CLKR is always dis-
abled.
The following diagram summarizes this mode of operation.
RXMODE=001, DBL=0
In this mode the SSI provides one sample of I and one sample of Q for each GSM symbol period. The output data pattern on
DRI is 16 bits of I data followed by 32 blank bits, and the output data pattern on DRQ is 16 bits of Q data followed by 32 blank
bits. In this case FSR is (13/48)MHz=270.8333kbps and CLKR is 13MHz.
The various CLKR modes are defined as follows: with CLKRM=00 and RXCKB=0, CLKR will shut down after the Q data transfer
completes until the next I data transfer to save power; with CLKRM=01 and RXCKB=0, CLKR is always enabled if ENR is true;
with CLKRM=1x, CLKR is always disabled.
The following diagram summarizes this mode of operation.
1
2
3
11
12
13
14
ENR
15
23
24
25
26
48
12
Tcs
Tcwh
Tcwl
Th
CLKR,
CLKRM=00
CLKR,
CLKRM=01
FSR
Tsu
DRQ
DRI
I(11)
I(10)
I(1)
I(0)
Q(11)
Q(10)
Q(1)
Q(0)
I(11)
I(10)
1
2
3
1112
13141523
24
1
2
ENR
CLKR,
CLKRM=00 or 01
FSR
DRI
I(11)
I(10)
I(1)
I(0)
Q(11)
Q(10)
Q(1)
Q(0)
I(11)
I(10)
DRQ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com