Electronic Components Datasheet Search
  English  ▼

X  

RF6001 Datasheet(PDF) 56 Page - RF Micro Devices

Part # RF6001
Description  FRACTIONAL-N RF SYNTHESIZER WITH MODULATOR AND DIGITAL IF FILTER
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RFMD [RF Micro Devices]
Direct Link  http://www.rfmd.com
Logo RFMD - RF Micro Devices

RF6001 Datasheet(HTML) 56 Page - RF Micro Devices

Back Button RF6001 Datasheet HTML 52Page - RF Micro Devices RF6001 Datasheet HTML 53Page - RF Micro Devices RF6001 Datasheet HTML 54Page - RF Micro Devices RF6001 Datasheet HTML 55Page - RF Micro Devices RF6001 Datasheet HTML 56Page - RF Micro Devices RF6001 Datasheet HTML 57Page - RF Micro Devices RF6001 Datasheet HTML 58Page - RF Micro Devices RF6001 Datasheet HTML 59Page - RF Micro Devices RF6001 Datasheet HTML 60Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 70 page
background image
56 of 70
RF6001
Rev A3 DS050929
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
Part of the POLARIS™ TOTAL RADIO™ Solution
Configuration Register 2 (CFG2)-Address 000001
Location
Bit Name
Default
Function
CFG2(17)
VDS
0
VLIF or DCR Select
0=VLIF
1=DCR
CFG2(16)
QINV
0
Inverts the Q signal path.
0=uninverted, normal polarity
1=inverted polarity
CFG2(15)
IQSWPI
0
Swaps the I and Q signal paths at the input to the digital VLIF processor.
0=normal, unswapped
1=swapped
CFG2(14)
IQSWPO
0
Swaps the I and Q signal paths at the baseband output of the digital VLIF pro-
cessor.
0=normal, unswapped
1=swapped
CFG2(13)
TRD
0
Transmit/Receive GPO Switch Control. If programmed to 1 then the functionality
described by TRDC_TX and TRDC_RX is activated. If programmed to zero
then the GPO pins follow the GPO programming at all times.
CFG2(12)
ADEN
1
DC Correction System Enable
1=enabled
0=disabled
CFG2(11)
AD2EN
1
DC Correction System Enable 2
0=DC correction system will continue to operate after the adapt time is elapsed,
at the rate defined by ADCLK.
1=DC correction system will stop at the end of the adapt time.
CFG2(10:9)
ADCLK(1:0)
11
DC Correction System Clock Rate, after adapt time is elapsed. Default is
13MHz/48, for slowest adapt.
00=13MHz
01=13MHz/12
10=13MHz/24
11=13MHz/48
CFG2(8:3)
DCAD(5:0)
13h
Fine DC correction fast adapt time. Programs in steps of (48/13)
μs.
Default is 70
μs.
CFG2(2:0)
CHBW(2:0)
010
Selects the channel filter 3dB bandwidth
000=80kHz
001=85kHz
010=90kHz
011=95kHz
100=100kHz
101=110kHz
110=120kHz
111=135kHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com