193 / 259 page
TCC76x
Specification Rev. 0.07
February 23, 2005
32-bit RISC Microprocessor for Digital Media Player
MEMORY CONTROLLER
Preliminary
15-1
15 MEMORY CONTROLLER
15.1 Overview
The TCC76x has a memory controller for various kind of memory for digital media en-decoding
system. It can manipulate SDRAM, Flash (NAND, NOR type), ROM, SRAM type memories,
and also support the IDE interface for HDD or USB2.0 device. It has configurable data bus width
through the GPIO pin or each configuration register. The data bus width can be configured for
each chip select separately
The memory controller provide the power saving function for SDRAM (self refresh).
The following figure represents the block diagram of memory control unit.
SDRAM
Signal
Generator
Refresh
Controller
Memory
Control
Signals
SDRAM
State
Machine
SDCFG
CSCFGn
ExtMEM
State
Machine
ExtMEM
Signal
Generator
Signal Mixer
Remap
Flag
Figure 15.1 Memory Controller Block Diagram
The registers for memory controller block have the base address of 0xF0000000.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
