Electronic Components Datasheet Search
  English  ▼

X  

TPS25751AS Datasheet(PDF) 68 Page - Texas Instruments

Part # TPS25751AS
Description  TPS25751A USB Type-C® and USB PD Controller With Integrated Power Switches Optimized for DRP Power Applications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TPS25751AS Datasheet(HTML) 68 Page - Texas Instruments

Back Button TPS25751AS Datasheet HTML 64Page - Texas Instruments TPS25751AS Datasheet HTML 65Page - Texas Instruments TPS25751AS Datasheet HTML 66Page - Texas Instruments TPS25751AS Datasheet HTML 67Page - Texas Instruments TPS25751AS Datasheet HTML 68Page - Texas Instruments TPS25751AS Datasheet HTML 69Page - Texas Instruments TPS25751AS Datasheet HTML 70Page - Texas Instruments TPS25751AS Datasheet HTML 71Page - Texas Instruments TPS25751AS Datasheet HTML 72Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 88 page
background image
9.4.1.2.2.1 TPS25751AD Component Placement
LDO_1V5 (pin 4), LDO_3V3 (pin 1), and VIN_3V3 (pin 38)
The decoupling capacitors for LDO_3V3, LDO_1V5, and VIN_3V3 (C15, C16, and C17 respectively) need to
be placed as close as possible to TPS25751AD device for optimal performance. To minimize solution size, the
decoupling capacitors are placed on the bottom layer with their ground pads directly underneath the ground pad
of TPS25751AD. Use a maximum of one via per pin from TPS25751AD to the decoupling capacitors if placed
on a different layer. Use a minimum of 10mil trace width to route these three traces, preferably with 16mil trace
width if possible.
CC1 (pin 28) and CC2 (pin 29)
CC1 (C11) and CC2 (C10) capacitors need to be placed as close as possible to their respective pins and on the
same layer as the TPS25751AD device. When routing the CCx traces, DO NOT via to another layer in between
the CCx pins of the TPS25751AD to the CCx capacitors. Check to make sure the CCx capacitors are not placed
outside the CC trace creating an antenna, instead have the traces pass directly through the CCx capacitor pads
as shown in the example layout (refer to TPS25751AD PCB Layout - Top Composite). Use a minimum of 10mil
trace width to enable Vconn support (5V/0.6A).
9.4.1.2.2.2 TPS25751AD PP5V
The 10uF decoupling capacitor (C9) need to be placed as close as possible to the PP5V pins of TPS25751AD.
DO NOT use traces for PP5V. The PP5V power plane needs to be sized to support up to 3.6A (up to 3A for
sourcing, 600mA for Vconn). When connecting the PP5V pins (pins 34 and 35) to the 5V power plane, use a
minimum of 4 vias in parallel and close to the device to improve current sharing. Minimize the bottle necks cause
by other vias or traces, large bottle necks reduces the efficiency of the power plane.
The bulk capacitors (C6, C7, and C8) represent capacitances from the system 5V rail, these are placed further
away from TPS25751AD on the same PP5V power plane. Refer to Figure 9-17 and Figure 9-18 for placement
and trace reference.
9.4.1.2.2.3 TPS25751AD PPHV
Place the PPHV decoupling capacitors (C12, C13, and C14) as close as possible to TPS25751AD, these do
not need to be on the same layer as the device. The PPHV power plane needs to be sized to support up to
5A of current. When connecting the PPHV plane to a different layer, use a minimum of 6 vias in parallel per
layer change. It is highly recommended to have more than 6 vias if possible for layer change to improve current
sharing and efficiency.
9.4.1.2.2.4 TPS25751AD VBUS
VBUS (pins 32 and 33) and VBUS_IN (pins 23, 24, and 25)
Place the VBUS decoupling capacitor (C1) as close as possible to TPS25751AD, the capacitor does not need
to be on the same layer as the device. The VBUS power plane need to be sized to support up to 5A of current
if 100W application is required. When connecting the VBUS pins (pins 32 and 33) plane to a different layer, use
a minimum of 3 vias per layer change. When connecting the VBUS_IN pins (pins 23, 24, and 25) plane to a
different layer, use a minimum of 6 vias per layer change. Refer to Figure 9-17 and Figure 9-18 for capacitors
and via placement.
At the Type-C port/connector, it is recommended to use minimum of 6 vias from the connector VBUS pins for
layer changes. Place the 10nF caps (C2, C3, C4, and C5) and the 22V TVS diode (U2) as close as possible to
the connector VBUS pins as shown inFigure 9-18.
When routing the VBUS power plane from the Type-C connector to the TPS25751AD VBUS pins, minimize
bottle necks caused by other vias and traces to improve current flow.Figure 9-20 uses an internal layer to route
the VBUS plane from the connector to TPS25751AD.
9.4.1.2.2.5 TPS25751AD I/O (I2C, ADCINs, GPIOs)
I2C, ADCIN1/2, and GPIO pins
TPS25751A
SLVSJG7 – MAY 2026
www.ti.com
68
Submit Document Feedback
Copyright © 2026 Texas Instruments Incorporated
Product Folder Links: TPS25751A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com