C167CS datasheet(52/517 Pages) INFINEON

52 / 517 page

C167CS

Derivatives

The Central Processing Unit (CPU)

User’s Manual

4-2

V2.0, 2000-07

If possible, the CPU continues operating while an external memory access is in

progress. If external data are required but are not yet available, or if a new external

memory access is requested by the CPU, before a previous access has been

completed, the CPU will be held by the EBC until the request can be satisfied. The EBC

is described in a dedicated chapter.

The on-chip peripheral units of the C167CS work nearly independent of the CPU with a

separate clock generator. Data and control information is interchanged between the

CPU and these peripherals via Special Function Registers (SFRs).

Whenever peripherals need a non-deterministic CPU action, an on-chip Interrupt

Controller compares all pending peripheral service requests against each other and

prioritizes one of them. If the priority of the current CPU operation is lower than the

priority of the selected peripheral request, an interrupt will occur.

Basically, there are two types of interrupt processing:

• Standard interrupt processing forces the CPU to save the current program status

and the return address on the stack before branching to the interrupt vector jump

table.

• PEC interrupt processing steals just one machine cycle from the current CPU

activity to perform a single data transfer via the on-chip Peripheral Event Controller

(PEC).

System errors detected during program execution (so-called hardware traps) or an

external non-maskable interrupt are also processed as standard interrupts with a very

high priority.

In contrast to other on-chip peripherals, there is a closer conjunction between the

watchdog timer and the CPU. If enabled, the watchdog timer expects to be serviced by

the CPU within a programmable period of time, otherwise it will reset the chip. Thus, the

watchdog timer is able to prevent the CPU from going totally astray when executing

erroneous code. After reset, the watchdog timer starts counting automatically, but it can

be disabled via software, if desired.

Beside its normal operation there are the following particular CPU states:

• Reset state: Any reset (hardware, software, watchdog) forces the CPU into a

predefined active state.

• IDLE state: The clock signal to the CPU itself is switched off, while the clocks for the

on-chip peripherals keep running.

• SLEEP state: All of the on-chip clocks are switched off (RTC clock selectable), wake-

up via external interrupts or RTC.

• POWER DOWN state: All of the on-chip clocks are switched off (RTC clock

selectable), all inputs are disregarded.

A transition into an active CPU state is forced by an interrupt (if being in IDLE or SLEEP)

or by a reset (if being in POWER DOWN mode).

The IDLE, SLEEP, POWER DOWN, and RESET states can be entered by particular

C167CS system control instructions.

C167CS Datasheet(PDF) 52 Page - Infineon Technologies AG

C167CS Datasheet(HTML) 52 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL