Electronic Components Datasheet Search
  English  ▼

X  

C167CS Datasheet(PDF) 90 Page - Infineon Technologies AG

Part # C167CS
Description  16-Bit Single-Chip Microcontroller
PDF  517 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C167CS Datasheet(HTML) 90 Page - Infineon Technologies AG

Back Button C167CS Datasheet HTML 86Page - Infineon Technologies AG C167CS Datasheet HTML 87Page - Infineon Technologies AG C167CS Datasheet HTML 88Page - Infineon Technologies AG C167CS Datasheet HTML 89Page - Infineon Technologies AG C167CS Datasheet HTML 90Page - Infineon Technologies AG C167CS Datasheet HTML 91Page - Infineon Technologies AG C167CS Datasheet HTML 92Page - Infineon Technologies AG C167CS Datasheet HTML 93Page - Infineon Technologies AG C167CS Datasheet HTML 94Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 517 page
background image
C167CS
Derivatives
Interrupt and Trap Functions
User’s Manual
5-7
V2.0, 2000-07
The Interrupt Request Flag is set by hardware whenever a service request from the
respective source occurs. It is cleared automatically upon entry into the interrupt service
routine or upon a PEC service. In the case of PEC service the Interrupt Request flag
remains set, if the COUNT field in register PECCx of the selected PEC channel
decrements to zero. This allows a normal CPU interrupt to respond to a completed PEC
block transfer.
Note: Modifying the Interrupt Request flag via software causes the same effects as if it
had been set or cleared by hardware.
The Interrupt Enable Control Bit determines whether the respective interrupt node
takes part in the arbitration cycles (enabled) or not (disabled). The associated request
flag will be set upon a source request in any case. The occurrence of an interrupt request
can so be polled via xxIR even while the node is disabled.
Note: In this case the interrupt request flag xxIR is not cleared automatically but must be
cleared via software.
xxIC
(E)SFR (yyyyH/zzH)
Reset Value: - - 00H
15
14
13
12
11
10
9876
543210
xxIR xxIE
ILVL
GLVL
-
-
-
-
-
-
-
-
rwh
rw
rw
Bit
Function
GLVL
Group Level
Defines the internal order for simultaneous requests of the same priority.
3:
Highest group priority
0:
Lowest group priority
ILVL
Interrupt Priority Level
Defines the priority level for the arbitration of requests.
FH:
Highest priority level
0H:
Lowest priority level
xxIE
Interrupt Enable Control Bit (individually enables/disables a specific source)
‘0’:
Interrupt request is disabled
‘1’:
Interrupt Request is enabled
xxIR
Interrupt Request Flag
‘0’:
No request pending
‘1’:
This source has raised an interrupt request



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com