 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HD64F36034 Datasheet(PDF) 336 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F36034 Datasheet(HTML) 336 Page - Renesas Technology Corp |
|
|
336 / 592 page  Section 15 Controller Area Network for Tiny (TinyCAN) Rev. 4.00 Mar. 15, 2006 Page 304 of 556 REJ09B0026-0400 15.3.5 Bit Configuration Registers 0, 1 (BCR0, BCR1) BCR configures the CAN bit timing parameters and baud rate prescaler for the CDLC. • BCR0 Bit Bit Name Initial Value R/W Description 7 6 SJW1 SJW0 0 0 R/W R/W Re-Synchronization Jump Width These bits set the maximum value of synchronization width. 00: 1 time quantum 01: 2 time quanta 10: 3 time quanta 11: 4 time quanta 5 4 3 2 1 0 BRP5 BRP4 BRP3 BRP2 BRP1 BRP0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W Baud Rate Prescaler These bits set the clock used for time quanta. 000000: Setting prohibited 000001: 2 system clocks : : (BRP + 1) system clocks 111111: 64 system clocks • BCR1 Bit Bit Name Initial Value R/W Description 7 0 Reserved This bit is always read as 0. The write value should always be 0. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
