Electronic Components Datasheet Search
  English  ▼

X  

SH7670 Datasheet(PDF) 16 Page - Renesas Technology Corp

Part # SH7670
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7670 Series
PDF  1292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7670 Datasheet(HTML) 16 Page - Renesas Technology Corp

Back Button SH7670 Datasheet HTML 12Page - Renesas Technology Corp SH7670 Datasheet HTML 13Page - Renesas Technology Corp SH7670 Datasheet HTML 14Page - Renesas Technology Corp SH7670 Datasheet HTML 15Page - Renesas Technology Corp SH7670 Datasheet HTML 16Page - Renesas Technology Corp SH7670 Datasheet HTML 17Page - Renesas Technology Corp SH7670 Datasheet HTML 18Page - Renesas Technology Corp SH7670 Datasheet HTML 19Page - Renesas Technology Corp SH7670 Datasheet HTML 20Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 1292 page
background image
Rev. 1.00 Nov. 14, 2007 Page xvi of xxvi
12.6
Usage Notes ...................................................................................................................... 436
Section 13
Ethernet Controller Direct Memory
Access Controller (E-DMAC)........................................................ 437
13.1
Features............................................................................................................................. 437
13.2
Register Descriptions........................................................................................................ 438
13.2.1
E-DMAC Mode Register (EDMR) ................................................................... 439
13.2.2
E-DMAC Transmit Request Register (EDTRR) .............................................. 441
13.2.3
E-DMAC Receive Request Register (EDRRR)................................................ 442
13.2.4
Transmit Descriptor List Address Register (TDLAR)...................................... 443
13.2.5
Receive Descriptor List Address Register (RDLAR) ....................................... 444
13.2.6
EtherC/E-DMAC Status Register (EESR) ........................................................ 445
13.2.7
EtherC/E-DMAC Status Interrupt Permission Register (EESIPR) ................... 450
13.2.8
Transmit/Receive Status Copy Enable Register (TRSCER)............................. 453
13.2.9
Receive Missed-Frame Counter Register (RMFCR) ........................................ 455
13.2.10
Transmit FIFO Threshold Register (TFTR)...................................................... 456
13.2.11
FIFO Depth Register (FDR) ............................................................................. 457
13.2.12
Receiving Method Control Register (RMCR) .................................................. 458
13.2.13
E-DMAC Operation Control Register (EDOCR) ............................................. 459
13.2.14
Receiving-Buffer Write Address Register (RBWAR) ...................................... 460
13.2.15
Receiving-Descriptor Fetch Address Register (RDFAR) ................................. 461
13.2.16
Transmission-Buffer Read Address Register (TBRAR)................................... 461
13.2.17
Transmission-Descriptor Fetch Address Register (TDFAR) ............................ 462
13.2.18
Flow Control FIFO Threshold Register (FCFTR) ............................................ 462
13.2.19
Receive Data Padding Setting Register (RPADIR) .......................................... 464
13.2.20
Transmit Interrupt Register (TRIMD) .............................................................. 465
13.2.21
Checksum Mode Register (CSMR) .................................................................. 465
13.2.22
Checksum Skipped Bytes Monitor Register (CSSBM ) ................................... 467
13.2.23
Checksum Monitor Register (CSSMR) ............................................................ 468
13.3
Operation .......................................................................................................................... 469
13.3.1
Descriptor List and Data Buffers ...................................................................... 469
13.3.2
Transmission..................................................................................................... 481
13.3.3
Reception .......................................................................................................... 483
13.3.4
Multi-Buffer Frame Transmit/Receive Processing ........................................... 485
13.3.5
Padding Receive Data....................................................................................... 487
13.3.6
Checksum Calculation Function ....................................................................... 488
13.3.7
Usage Notes ...................................................................................................... 491



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com