32186 datasheet(382/1032 Pages) RENESAS

382 / 1032 page

10.3 TOP (Output-Related 16-Bit Timer)

MULTIJUNCTION TIMERS

10-86

32185/32186 Group Hardware Manual

Rev.1.10 REJ09B0235-0110 May 15, 07

(3) Precautions about using TOP delayed single-shot output mode

The following describes precautions to be observed when using TOP delayed single-shot output mode.

• If the counter stops due to an underflow in the same clock period as the timer is enabled by external input,

the former has priority so that the counter stops.

• If the counter stops due to an underflow in the same clock period as count is enabled by writing to the

enable bit, the latter has priority so that count is enabled.

• If the timer is enabled by external input in the same clock period as count is disabled by writing to the

enable bit, the latter has priority so that count is disabled.

• Even if the counter overflows due to correction of counts, no interrupt requests are generated for reasons

of an overflow. Therefore, if the counter underflows in the subsequent down-count after an overflow, a

false interrupt request is generated for an underflow that includes the overflowed count.

• If the counter is accessed for read at the cycle of underflow, the counter value is read as H’FFFF but

changes to " reload register value -1" at the next count clock timing after underflow.

Figure 10.3.16 Counter Value Immediately after Underflow

Count clock

Enable bit

"H"

H'0001

H'0000

H'FFFF

H'AAA9

H'AAA8

Counter value

H'AAAA

Reload register

underflow

H'(AAAA-1)

H'(AAAA-2)

What is seen during underflow cycle is always H'FFFF,

and not the reload register value (in this case, H'AAAA).

Count down from the

reload register value

Reload cycle

The value that "reload register - 1" is reloaded

by count clock next underflow

32186 Datasheet(PDF) 382 Page - Renesas Technology Corp