 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
32186 Datasheet(PDF) 1011 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
32186 Datasheet(HTML) 1011 Page - Renesas Technology Corp |
|
|
1011 / 1032 page  SUMMARY OF PRECAUTIONS Appendix 4 Appendix 4-21 32185/32186 Group Hardware Manual Rev.1.10 REJ09B0235-0110 May 15, 07 Appendix Figure 4.9.9 Typical Operation in Single-shot PWM Output Mode (Reload 1 Register: H’FFFF) Count clock Enable bit H'FFFF H'0000 H'E000 H'E000 H'FFFF Reload 0 register Reload 1 register Interrupt request due to underflow F/F output Data not inverted Counter Enabled (by writing to the enable bit or by external input) Underflow Superficial underflow Undefined value DMA transfer request Timing at which startup requests to other timers are generated Note 1: The value that "reload 0 register - 1" is reloaded. Note 2: The value that "reload 1 register - 1" is reloaded. Note 3: Because reload 0 redister is H'FFFF, pseudo underflow occurs. Notes: • This diagram does not show detailed timing information. • This diagram is shown with respect to the one-count-clock delayed out. H'(FFFF-1) (Note 2) H'(E000-1) (Note 1) (Note 3) Appendix 4.9 Notes on Multijunction Timers |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
