Electronic Components Datasheet Search
  English  ▼

X  

HD64F7047 Datasheet(PDF) 178 Page - Renesas Technology Corp

Part # HD64F7047
Description  Renesas 32-Bit RISC Microcomputer SuperHTMRISC engine Family/SH7000 Series
PDF  764 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F7047 Datasheet(HTML) 178 Page - Renesas Technology Corp

Back Button HD64F7047 Datasheet HTML 174Page - Renesas Technology Corp HD64F7047 Datasheet HTML 175Page - Renesas Technology Corp HD64F7047 Datasheet HTML 176Page - Renesas Technology Corp HD64F7047 Datasheet HTML 177Page - Renesas Technology Corp HD64F7047 Datasheet HTML 178Page - Renesas Technology Corp HD64F7047 Datasheet HTML 179Page - Renesas Technology Corp HD64F7047 Datasheet HTML 180Page - Renesas Technology Corp HD64F7047 Datasheet HTML 181Page - Renesas Technology Corp HD64F7047 Datasheet HTML 182Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 178 / 764 page
background image
Rev. 2.00, 09/04, page 138 of 720
9.5
Description of Registers
9.5.1
Bus Control Register 1 (BCR1)
BCR1 is a 16-bit readable/writable register that enables access to the MMT and MTU control
registers and specifies the bus size of the CS0 space.
The AOSZ bit of BCR1 is written to during the initialization stage after a power-on reset. Do not
change the values thereafter. In on-chip ROM enabled mode, do not access any of the CS0 space
until completion of register initialization.
Bit
Bit Name
Initial
Value
R/W
Description
15
0
R
Reserved
This bit is always read as 0 and should always be
written with 0.
14
MMTRWE
1
R/W
MMT Read/Write Enable
This bit enables MMT control register access. For
details, refer to MMT section.
0: MMT control register access is disabled
1: MMT control register access is enabled
13
MTURWE
1
R/W
MTU Read/Write Enable
This bit enables MTU control register access. For
details, refer to MTU section.
0: MTU control register access is disabled
1: MTU control register access is enabled
12 to 8
All 0
R
Reserved
These bits are always read as 0 and should always
be written with 0.
7 to 4
All 0
R
Reserved
These bits are always read as 0 and should always
be written with 0.
3 to 1
All 1
R
Reserved
These bits are always read as 1 and should always
be written with 1.
0
A0SZ
1
R/W
In on-chip ROM enabled mode, 0 should be written to
this bit to specify a bus size of 8 bits before the CS0
space is accessed.
Note:
In on-chip ROM disabled mode, the CS0
space bus size is specified by the mode pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com