4502 datasheet(157/214 Pages) RENESAS

157 / 214 page

2-40

Rev.2.01

Feb 02, 2005

4502 Group

APPLICATION

REJ09B0193-0201

• Program counter (PC) ............................................................................................

Address 0 in page 0 is set to program counter.

• Interrupt enable flag (INTE) ...................................................................................

• Power down flag (P) ...............................................................................................

• External 0 interrupt request flag (EXF0) ................................................................

• Interrupt control register V1 ...................................................................................

• Interrupt control register V2 ...................................................................................

• Interrupt control register I1 ....................................................................................

• Timer 1 interrupt request flag (T1F) ......................................................................

• Timer 2 interrupt request flag (T2F) ......................................................................

• A/D conversion completion flag ADF .....................................................................

• Watchdog timer flags (WDF1, WDF2) ...................................................................

• Watchdog timer enable flag (WEF) .......................................................................

• Timer control register W1 ......................................................................................

• Timer control register W2 ......................................................................................

• Timer control register W6 ......................................................................................

• Clock control register MR ......................................................................................

• Key-on wakeup control register K0 .......................................................................

• Key-on wakeup control register K1 .......................................................................

• Key-on wakeup control register K2 .......................................................................

• Pull-up control register PU0 ...................................................................................

• Pull-up control register PU1 ...................................................................................

• Pull-up control register PU2 ...................................................................................

• A/D control register Q1 ..........................................................................................

• Carry flag (CY) .......................................................................................................

• Register A ..............................................................................................................

• Register B ..............................................................................................................

• Register D ..............................................................................................................

• Register E ..............................................................................................................

• Register X ..............................................................................................................

• Register Y ..............................................................................................................

• Register Z ...............................................................................................................

• Stack pointer (SP) ..................................................................................................

• Operation source clock ................................. On-chip oscillator (operation state)

• Ceramic resonator ........................................................................ Operation state

• RC oscillation circuit ............................................................................. Stop state

2.5.2 Internal state at reset

Figure 2.5.3 shows the internal state at reset. The contents of timers, registers, flags and RAM other than

shown in Figure 2.5.3 are undefined, so that set them to initial values.

Fig. 2.5.3 Internal state at reset

“✕” represents undefined.

2.5 Reset

000

✕✕✕ ✕✕✕ ✕✕

(Interrupt disabled)

000

(Prescaler, timer 1 stopped)

(Timer 2 stopped)

000

100

000

✕✕✕

000

✕✕

111

4502 Datasheet(PDF) 157 Page - Renesas Technology Corp

4502 Datasheet(HTML) 157 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL