| Electronic Components Datasheet Search |
|
7721 Datasheet(PDF) 454 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7721 Datasheet(HTML) 454 Page - Renesas Technology Corp |
|
454 / 577 page ![]() APPLICATION 7721 Group User’s Manual 16–51 16.2 Examples of using DMA controller b7 b0 DMA2 mode register L (Address 1FEC16) Transfer unit : 16 bits 2-bus cycle transfer Cycle-steal transfer mode Transfer source address direction : At slow up; “012” (Forward) At slow down; “102” (Backward) Transfer destination address direction : Fixed 0 0 00 01 b7 b0 DMA2 mode register H (Address 1FED16) Transfer source Wait No transfer destination Wait Single transfer mode ! 0 001000 Source address register 2 (Addresses 1FE216 to 1FE016) Timer A0 set value data table’s start address b23 b0 b16 b15 b8 b7 Timer A0 register’s address b23 b0 b16 b15 b8 b7 0016 0016 4616 b23 b0 b16 b15 b8 b7 b7 b0 DMA2 control register (Address 1FEE16) DMA request source : Timer A0 DMAACK2 pin : Invalid 1 1 0 000 b7 b0 DMA2 interrupt control register (Address 6E16) Interrupt priority level : any of “0012” to “1112” 0 Destination address register 2 (Addresses 1FE616 to 1FE416) Transfer counter register 2 (Addresses 1FEA16 to 1FE816) Data number of Timer A0 set value data table ! : It may be “0” or “1.” Fig. 16.2.9 Initial setting example for relevant register (2) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |