Electronic Components Datasheet Search
  English  ▼

X  

7721 Datasheet(PDF) 331 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 331 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 327Page - Renesas Technology Corp 7721 Datasheet HTML 328Page - Renesas Technology Corp 7721 Datasheet HTML 329Page - Renesas Technology Corp 7721 Datasheet HTML 330Page - Renesas Technology Corp 7721 Datasheet HTML 331Page - Renesas Technology Corp 7721 Datasheet HTML 332Page - Renesas Technology Corp 7721 Datasheet HTML 333Page - Renesas Technology Corp 7721 Datasheet HTML 334Page - Renesas Technology Corp 7721 Datasheet HTML 335Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 331 / 577 page
background image
7721 Group User’s Manual
13-52
DMA CONTROLLER
13.4 Operation
[Precautions for cycle-steal transfer mode]
1. When DMA transfers of the same channel are continuously performed
In the cycle-steal transfer mode, the DMAi request bit is cleared to “0” in every 1-unit transfer. Also, it
takes 1.5 cycles of
φ from the generation of a DMA request until that of a BUS REQUEST (DMAC).
Therefore, if another DMA request of the same channel i is generated during a DMAi transfer in the cycle-
steal transfer mode, any one of the following three cases occurs depending on the timing of request
generation:
• The DMA request becomes invalid.
• The DMA transfer continues without returning the right to use bus.
• After returning the right to use bus to the CPU, the DMAC regains the right and restarts the DMA
transfer.
Fig. 13.4.12 Conditions for performing DMA transfers of the same channel continuously
1-unit transfer
φ
E
DMA transfers are
continuously performed if
DMAi request bit becomes “1”
during this term (on condition
that DMAi request bit
becomes “1” at the timing
satisfying tsu(DRQ –
φ1)).
After returning the right to use bus
to CPU, DMAC regains the right and
restarts DMA transfer if DMAi request
bit becomes “1” during this term.
When a DMAi request is generated at the following timings, it is not in time to the next bus request sampling (V).
Therefore, DMAC returns the right to use bus to the CPU. Then, DMAC regains the right and restarts the DMA transfer.
• Except for the last 1-unit transfer, 1-bus cycle transfer is selected without Wait.
• Except for the last 1-unit transfer, 1-bus cycle transfer is selected with Wait. In addition, a time of 0.5 cycle of
φ is
less than tsu(DRQ –
φ1).
DMAi request is invalid
even when DMAi request
bit becomes “1.”
Bus request
sampling
(V)
DMAi request bit is cleared to
“0” during this term.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com