| Electronic Components Datasheet Search |
|
7906 Datasheet(PDF) 266 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7906 Datasheet(HTML) 266 Page - Renesas Technology Corp |
|
266 / 531 page ![]() SERIAL I/O 7906 Group User’s Manual Rev.2.0 11-25 11.3 Clock synchronous serial I/O mode Fig. 11.3.4 Detect operation of transmit completion [When not using interrupts] [When using interrupts] UARTi transmit interrupt UART0 transmit interrupt control register (Address 7116) UART1 transmit interrupt control register (Address 7316) b7 b 0 Interrupt request bit Checking start of transmission UART0 transmit/receive control register 0 (Address 3416) UART1 transmit/receive control register 0 (Address 3C16) b7 b0 Checking completion of transmission Transmit register empty flag 0: Transmission is in progress. 1: Transmission is completed. Processing at completion of transmission 0: No interrupt requested 1: Interrupt requested (Transmission has started.) A UARTi transmit interrupt request occurs when the transmission starts. Note: This figure shows the bits and registers required for processing. See Figures 11.3.6 and 11.3.7 for the change of flag state and the occurrence timing of an interrupt request. [When not using interrupts] [When using interrupts] A UARTi transmit interrupt request occurs when the transbission starts (when the UARTi transmit buffer register becomes empty). UARTi transmit interrupt Note: UART0 transmit buffer register (Address 3216) UART1 transmit buffer register (Address 3A16) b7 b0 Writing of next transmit data Transmit data is set. b0 UART0 transmit/receive control register 1 (Address 3516) UART1 transmit/receive control register 1 (Address 3D16) b7 Transmit buffer empty flag 0: Data is present in transmit buffer register. 1: No data is present in transmit buffer register. (Writing of next transmit data is possible.) Checking state of UARTi transmit buffer register 1 This figure shows the bits and registers required for processing. See Figures 11.3.6 and 11.3.7 for the change of flag state and the occurrence timing of an interrupt request. b0 Fig. 11.3.3 Write operation of data after transmission start |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |